Electronic Components Datasheet Search
  English  ▼

X  

ADC3421 Datasheet(PDF) 41 Page - Texas Instruments

Part # ADC3421
Description  ADC342x Quad-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converter
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADC3421 Datasheet(HTML) 41 Page - Texas Instruments

Back Button ADC3421 Datasheet HTML 37Page - Texas Instruments ADC3421 Datasheet HTML 38Page - Texas Instruments ADC3421 Datasheet HTML 39Page - Texas Instruments ADC3421 Datasheet HTML 40Page - Texas Instruments ADC3421 Datasheet HTML 41Page - Texas Instruments ADC3421 Datasheet HTML 42Page - Texas Instruments ADC3421 Datasheet HTML 43Page - Texas Instruments ADC3421 Datasheet HTML 44Page - Texas Instruments ADC3421 Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 80 page
background image
CLKP
CLKM
INBP
INBM
Configuration
Registers
Common
Mode
VCM
DA1P
DA1M
DB1P
DB1M
DA0P
DA0M
DB0P
DB0M
Digital Encoder
and Serializer
SYSREFP
SYSREFM
Divide
by 1,2,4
INAP
INAM
12-Bit
ADC
Digital Encoder
and Serializer
INDP
INDM
12-Bit
ADC
INCP
INCM
12-Bit
ADC
PLL
12-Bit
ADC
FCLKP
FCLKM
DCLKP
DCLKM
Bit Clock
Frame Clock
DC1P
DC1M
DD1P
DD1M
DC0P
DC0M
DD0P
DD0M
Digital Encoder
and Serializer
Digital Encoder
and Serializer
ADC3421, ADC3422, ADC3423, ADC3424
www.ti.com
SBAS673A – JULY 2014 – REVISED OCTOBER 2015
9 Detailed Description
9.1 Overview
The ADC342x are a high-linearity, ultra-low power, quad-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-
digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency
signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock
architecture design and the SYSREF input enables complete system synchronization. The ADC342x family
supports a serial low-voltage differential signaling (LVDS) interface in order to reduce the number of interface
lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC
data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming
ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In
addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.
9.2 Functional Block Diagram
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Links: ADC3421 ADC3422 ADC3423 ADC3424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com