| Electronic Components Datasheet Search |
|
ADC3421 Datasheet(PDF) 52 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3421 Datasheet(HTML) 52 Page - Texas Instruments |
|
52 / 80 page ![]() ADC3421, ADC3422, ADC3423, ADC3424 SBAS673A – JULY 2014 – REVISED OCTOBER 2015 www.ti.com 9.6.1 Serial Register Description 9.6.1.1 Register 01h (address = 01h) Figure 147. Register 01h 7 6 5 4 3 2 1 0 DIS DITH CHA DIS DITH CHB DIS DITH CHC DIS DITH CHD R/W-0h R/W-0h R/W-0h R/W-0h LEGEND: R/W = Read/Write; -n = value after reset Table 9. Register 01h Field Descriptions Bit Field Type Reset Description 7-6 DIS DITH CHA R/W 0h These bits enable or disable the on-chip dither. Control this bit along with bits 5 and 3 of register 134h. 00 = Default 11 = Dither is disabled for channel A. In this mode, SNR typically improves by 0.2 dB at 70 MHz. 5-4 DIS DITH CHB R/W 0h These bits enable or disable the on-chip dither. Control this bit along with bits 5 and 3 of register 434h. 00 = Default 11 = Dither is disabled for channel B. In this mode, SNR typically improves by 0.2 dB at 70 MHz. 3-2 DIS DITH CHC R/W 0h These bits enable or disable the on-chip dither. Control this bit along with bits 5 and 3 of register 534h. 00 = Default 11 = Dither is disabled for channel B. In this mode, SNR typically improves by 0.2 dB at 70 MHz. 1-0 DIS DITH CHD R/W 0h These bits enable or disable the on-chip dither. Control this bit along with bits 5 and 3 of register 234h. 00 = Default 11 = Dither is disabled for channel B. In this mode, SNR typically improves by 0.2 dB at 70 MHz. 9.6.1.2 Register 03h (address = 03h) Figure 148. Register 03h 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 ODD EVEN W-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h LEGEND: R/W = Read/Write; W = Write only; -n = value after reset Table 10. Register 03h Field Descriptions Bit Field Type Reset Description 7-6 0 W 0h Must write 0. 0 ODD EVEN R/W 0h This bit selects the bit sequence on the output wires (in 2-wire mode only). 0 = Bits 0, 1, 2, and so forth appear on wire-0; bits 7, 8, 9, and so forth appear on wire-1. 1 = Bits 0, 2, 4, and so forth appear on wire-0; bits 1, 3, 5, and so forth appear on wire-1. 52 Submit Documentation Feedback Copyright © 2014–2015, Texas Instruments Incorporated Product Folder Links: ADC3421 ADC3422 ADC3423 ADC3424 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |