Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC3421 Datasheet(PDF) 60 Page - Texas Instruments

Part # ADC3421
Description  ADC342x Quad-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converter
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADC3421 Datasheet(HTML) 60 Page - Texas Instruments

Back Button ADC3421 Datasheet HTML 56Page - Texas Instruments ADC3421 Datasheet HTML 57Page - Texas Instruments ADC3421 Datasheet HTML 58Page - Texas Instruments ADC3421 Datasheet HTML 59Page - Texas Instruments ADC3421 Datasheet HTML 60Page - Texas Instruments ADC3421 Datasheet HTML 61Page - Texas Instruments ADC3421 Datasheet HTML 62Page - Texas Instruments ADC3421 Datasheet HTML 63Page - Texas Instruments ADC3421 Datasheet HTML 64Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 80 page
background image
ADC3421, ADC3422, ADC3423, ADC3424
SBAS673A – JULY 2014 – REVISED OCTOBER 2015
www.ti.com
9.6.1.18 Register 134h (address = 134h)
Figure 164. Register 134h
7
6
5
4
3
2
1
0
0
0
DIS DITH CHA
0
DIS DITH CHA
0
0
0
W-0h
W-0h
R/W-0h
W-0h
R/W-0h
W-0h
W-0h
W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 27. Register 134h Field Descriptions
Bit
Field
Type
Reset
Description
7-6
0
W
0h
Must write 0.
5
DIS DITH CHA
R/W
0h
Set this bit along with bits 7 and 6 of register 01h.
00 = Default
11 = Dither is disabled for channel A. In this mode, SNR typically
improves by 0.2 dB at 70 MHz.
4
0
W
0h
Must write 0.
3
DIS DITH CHA
R/W
0h
Set this bit along with bits 7 and 6 of register 01h.
00 = Default
11 = Dither is disabled for channel A. In this mode, SNR typically
improves by 0.2 dB at 70 MHz.
2-0
0
W
0h
Must write 0.
9.6.1.19 Register 139h (address = 139h)
Figure 165. Register 139h
7
6
5
4
3
2
1
0
0
0
0
0
SP1 CHA
0
0
0
W-0h
W-0h
W-0h
W-0h
R/W-0h
W-0h
W-0h
W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 28. Register 139h Field Descriptions
Bit
Field
Type
Reset
Description
7-4
0
W
0h
Must write 0.
3
SP1 CHA
R/W
0h
This bit sets the special mode for best performance on channel
A.
Always write 1 after reset.
2-0
0
W
0h
Must write 0.
9.6.1.20 Register 21Dh (address = 21Dh)
Figure 166. Register 21Dh
7
6
5
4
3
2
1
0
0
0
0
0
0
0
HIGH IF MODE1
0
W-0h
W-0h
W-0h
W-0h
W-0h
W-0h
R/W-0h
W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 29. Register 21Dh Field Descriptions
Bit
Field
Type
Reset
Description
7-2
0
W
0h
Must write 0.
1
HIGH IF MODE1
R/W
0h
Set the HIGH IF MODE[7:0] bits together to 1111.
Improves HD3 by a couple of dB for IF > 100 MHz.
0
0
W
0h
Must write 0.
60
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: ADC3421 ADC3422 ADC3423 ADC3424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com