Electronic Components Datasheet Search
  English  ▼

X  

C167CS Datasheet(PDF) 108 Page - Infineon Technologies AG

Part # C167CS
Description  16-Bit Single-Chip Microcontroller
PDF  517 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS Datasheet(HTML) 108 Page - Infineon Technologies AG

Back Button C167CS Datasheet HTML 104Page - Infineon Technologies AG C167CS Datasheet HTML 105Page - Infineon Technologies AG C167CS Datasheet HTML 106Page - Infineon Technologies AG C167CS Datasheet HTML 107Page - Infineon Technologies AG C167CS Datasheet HTML 108Page - Infineon Technologies AG C167CS Datasheet HTML 109Page - Infineon Technologies AG C167CS Datasheet HTML 110Page - Infineon Technologies AG C167CS Datasheet HTML 111Page - Infineon Technologies AG C167CS Datasheet HTML 112Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 517 page
background image
C167CS
Derivatives
Interrupt and Trap Functions
User’s Manual
5-25
V2.0, 2000-07
5.7
Interrupt Node Sharing
Interrupt nodes may be shared between several module requests either if the requests
are generated mutually exclusive or if the requests are generated at a low rate. If more
than one source is enabled in this case the interrupt handler will first have to determine
the requesting source. However, this overhead is not critical for low rate requests.
This node sharing is controlled via the sub-node interrupt control register ISNC which
provides a separate request flag and enable bit for each supported request source. The
interrupt level used for arbitration is determined by the node control register (… IC).
Note: In order to ensure compatibility with other derivatives application software should
never set reserved bits within register ISNC.
ISNC
Interrupt Sub-Node Ctrl. Reg.
ESFR (F1DEH/EFH)
Reset Value: 0000H
15
14
13
12
11
10
98765
43210
--
------
----
PLL
IE
PLL
IR
RTC
IE
RTC
IR
-
-
-
-
-
-
-
-
-
-
-
-
rw
rw
rw
rw
Bit
Function
xxIR
Interrupt Request Flag for Source xx
0:
No request from source xx pending.
1:
Source xx has raised an interrupt request.
xxIE
Interrupt Enable Control Bit for Source xx
0:
Source xx interrupt request is disabled.
1:
Source xx interrupt request is enabled.
Table 5-7
Sub-Node Control Bit Allocation
Bit pos.
Interrupt Source
Associated Node
15 … 4
Reserved.
Reserved.
3|2
PLL / OWD
XP3IC
1|0
RTC
XP3IC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com