Electronic Components Datasheet Search
  English  ▼

X  

XC2000 Datasheet(PDF) 59 Page - Infineon Technologies AG

Part # XC2000
Description  16/32-Bit Single-Chip Microcontroller with 32-Bit Performance Volume 2 (of 2): Peripheral Units
PDF  729 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC2000 Datasheet(HTML) 59 Page - Infineon Technologies AG

Back Button XC2000 Datasheet HTML 55Page - Infineon Technologies AG XC2000 Datasheet HTML 56Page - Infineon Technologies AG XC2000 Datasheet HTML 57Page - Infineon Technologies AG XC2000 Datasheet HTML 58Page - Infineon Technologies AG XC2000 Datasheet HTML 59Page - Infineon Technologies AG XC2000 Datasheet HTML 60Page - Infineon Technologies AG XC2000 Datasheet HTML 61Page - Infineon Technologies AG XC2000 Datasheet HTML 62Page - Infineon Technologies AG XC2000 Datasheet HTML 63Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 729 page
background image
XC2000 Derivatives
Peripheral Units (Vol. 2 of 2)
The General Purpose Timer Units
Preliminary
User’s Manual
14-41
V1.0, 2007-06
GPT_X7, V2.0
14.2.3
GPT2 Auxiliary Timer T5 Control
Auxiliary timer T5 can be configured for timer mode, gated timer mode, or counter mode
with the same options for the timer frequencies and the count signal as the core timer
T6. In addition to these 3 counting modes, the auxiliary timer can be concatenated with
the core timer. The contents of T5 may be captured to register CAPREL upon an external
or an internal trigger. The start/stop function of the auxiliary timers can be remotely
controlled by the T6 run control bit. Several timers may thus be controlled synchronously.
The current contents of the auxiliary timer are reflected by its count register T5. This
register can also be written to by the CPU, for example, to set the initial start value.
The individual configurations for timer T5 are determined by its bitaddressable control
register T5CON. Some bits in this register also control the function of the CAPREL
register. Note that functions which are present in all timers of block GPT2 are controlled
in the same bit positions and in the same manner in each of the specific control registers.
Note: The auxiliary timer has no output toggle latch and no alternate output function.
GPT12E_T5CON
Timer 5 Control Register
SFR (FF46
H/A3H)
Reset Value: 0000
H
15
14
13
12
11
10
9
8765
432
10
T5
SC
T5
CLR
CI
T5
CC
CT3
T5
RC
T5
UDE
T5
UD
T5R
T5M
T5I
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Field
Bits
Type
Description
T5SC
15
rw
Timer 5 Capture Mode Enable
0
Capture into register CAPREL Disabled
1
Capture into register CAPREL Enabled
T5CLR
14
rw
Timer T5 Clear Enable Bit
0
Timer T5 is not cleared on a capture event
1
Timer T5 is cleared on a capture event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com