Electronic Components Datasheet Search
  English  ▼

X  

38D2 Datasheet(PDF) 103 Page - Renesas Technology Corp

Part # 38D2
Description  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38D2 Datasheet(HTML) 103 Page - Renesas Technology Corp

Back Button 38D2 Datasheet HTML 99Page - Renesas Technology Corp 38D2 Datasheet HTML 100Page - Renesas Technology Corp 38D2 Datasheet HTML 101Page - Renesas Technology Corp 38D2 Datasheet HTML 102Page - Renesas Technology Corp 38D2 Datasheet HTML 103Page - Renesas Technology Corp 38D2 Datasheet HTML 104Page - Renesas Technology Corp 38D2 Datasheet HTML 105Page - Renesas Technology Corp 38D2 Datasheet HTML 106Page - Renesas Technology Corp 38D2 Datasheet HTML 107Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 136 page
background image
Rev.3.02
Apr 10, 2008
Page 103 of 131
REJ03B0177-0302
38D2 Group
NOTE:
1. The P55/TxD1 [P32/TxD2] P-channel output disable bit (bit 4 of address 001B16 [001F16]) of UART control register is “0”.
NOTE:
1. The P55/TxD1 [P32/TxD2] P-channel output disable bit (bit 4 of address 001B16 [001F16]) of UART control register is “0”.
Fig 94. Circuit for measuring output switching characteristics
Table 32 Switching characteristics (1)
(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta =
−20 to 85°C, unless otherwise noted)
Symbol
Parameter
Limits
Unit
Min.
Typ
Max.
tWH(SCLK)
Serial I/O1, 2 clock output “H” pulse width
tc(SCLK)/2-30
ns
tWL(SCLK)
Serial I/O1, 2 clock output “L” pulse width
tc(SCLK)/2-30
ns
td(SCLK-TxD)
Serial I/O1, 2 output delay time (1)
140
ns
tv(SCLK-TxD)
Serial I/O1, 2 output valid time (1)
−30
ns
tr(SCLK)
Serial I/O1, 2 clock output rising time
30
ns
tf(SCLK)
Serial I/O1, 2 clock output falling time
30
ns
Table 33 Switching characteristics (2)
(VCC = 1.8 to 4.0 V, VSS = 0 V, Ta =
−20 to 85°C, unless otherwise noted)
Symbol
Parameter
Limits
Unit
Min.
Typ
Max.
tWH(SCLK)
Serial I/O1, 2 clock output “H” pulse width
tc(SCLK)/2-80
ns
tWL(SCLK)
Serial I/O1, 2 clock output “L” pulse width
tc(SCLK)/2-80
ns
td(SCLK-TxD)
Serial I/O1, 2 output delay time (1)
350
ns
tv(SCLK-TxD)
Serial I/O1, 2 output valid time (1)
-30
ns
tr(SCLK)
Serial I/O1, 2 clock output rising time
80
ns
tf(SCLK)
Serial I/O1, 2 clock output falling time
80
ns
Measurement output pin
100pF
CMOS output
Measurement output pin
100pF
N-channel open-drain output (Note)
Note: When bit 4 of the UART control register
(address 001B16 [address 0FF116]) is “1.”
(N-channel open-drain output mode)
1k
Ω
QzROM VERSION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com