| Electronic Components Datasheet Search |
|
7545 Datasheet(PDF) 60 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7545 Datasheet(HTML) 60 Page - Renesas Technology Corp |
|
60 / 62 page ![]() (1/2) REVISION HISTORY 7545 Group Datasheet Rev. Date Description Page Summary 1.00 Feb. 07, 2005 − First edition issued 1.01 May. 10, 2005 20 Fig.22 : Carrier wave auto-control bit; “1” and “0” added. 26 Standard operation of watchdog timer and Operation of STP instruction disable bit: address FFFA16 → address FFDA16 Note on Watchdog Timer 2: ... set to “1” just before ... → ... set to “0” just before ... 28 Voltage Drop Detection Circuit: address FFFA16 → address FFDA16 33 State transition deleted 36 Fig. 51 partly revised 40 Table 9: RPL; V → kΩ 42 Fig. 55: CNTR0 → INT0 47 Notes on Watchdog timer: ... set to “1” just before ... → ... set to “0” just before ... Notes on Clock Generating Circuit 1: bits 2 to 4 to 7 → bits 2, 6, 7 1.02 Jul. 20, 2005 All pages ROM option → Function set ROM 3 Table 1: added. 11 ROM Code Protect Address (address FFDB16) added. 16 Termination of unused pins added. 35 [ROM option data] ROMOP → [Function set ROM] FSROM Fig. 42, 43: partly revised. 37 (4) Wiring to CNVSS pin → (4) Wiring to VPP pin 51 DATA REQUIRED FOR QzROM WRITING ORDERS, Notes On QzROM Writing Orders, Notes On ROM Code Protect added. 1.03 Oct. 21, 2005 − STP instruction disable bit → STP instruction function selection bit 29 “Operation of STP instruction function selection bit” revised. 30 Fig.33 Block diagram of watchdog timer and reset circuit “Count start (Watchdog timer disable bit (bit 0 of FSROM))” added. 35 Function set ROM : Description revised. Fig.42: Reserved → Renesas shipment test area “When the checksum is included in the user program, avoid assigning it to these areas.” added to Note. Fig.43: Bit 0, bit 1 and bit 4 of FSROM revised. 1.04 May. 17, 2006 − “PRELIMINARY” eliminated. 1.05 May. 18, 2006 6 Fig.4 “Under development” eliminated. 1.06 Feb. 29, 2008 1 Revised by additional new products (memory size) 2 Fig. 2 is added 3 Revised by additional new products (memory size and package) 6 Fig. 5 is added 8 Revised by additional new products (memory size, package, Fig. 6, and Table 4) 12 Fig. 9 is revised 13 Function set ROM Area and Notes (2) - (5) added Clock circuit is deleted from [Function set ROM data] FSROM Notes on use deleted 14 Fig. 10 is revised 16 Fig.12 added 20 to 24 Interrupts is revised whole REVISION HISTORY |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |