| Electronic Components Datasheet Search |
|
SH7101 Datasheet(PDF) 450 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7101 Datasheet(HTML) 450 Page - Renesas Technology Corp |
|
450 / 560 page ![]() Section 14 Pin Function Controller (PFC) Rev.1.00 Sep. 18, 2008 Page 416 of 522 REJ09B0069-0100 14.1.3 Port B I/O Register (PBIOR) PBIOR is a 16-bit readable/writable register that sets the pins on port B as inputs or outputs. Bits PB5IOR to PB0IOR correspond to pins PB5 to PB0 (names of multiplexed pins are here given as port names and pin numbers alone). PBIOR is enabled when port B pins are functioning as general-purpose inputs/outputs (PB5 to PB0). In other states, PBIOR is disabled. A given pin on port B will be an output pin if the corresponding bit in PBIOR is set to 1, and an input pin if the bit is cleared to 0. Note that bits 1 and 0 are disabled in the SH7108. Bits 15 to 6 are reserved. These bits are always read as 0. The write value should always be 0. The initial vale of PBIOR is H'0000. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |