Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 302 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 302 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 298Page - Renesas Technology Corp SH7101 Datasheet HTML 299Page - Renesas Technology Corp SH7101 Datasheet HTML 300Page - Renesas Technology Corp SH7101 Datasheet HTML 301Page - Renesas Technology Corp SH7101 Datasheet HTML 302Page - Renesas Technology Corp SH7101 Datasheet HTML 303Page - Renesas Technology Corp SH7101 Datasheet HTML 304Page - Renesas Technology Corp SH7101 Datasheet HTML 305Page - Renesas Technology Corp SH7101 Datasheet HTML 306Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 302 / 560 page
background image
Section 8 Multifunction Timer Pulse Unit (MTU)
Rev.1.00 Sep. 18, 2008 Page 268 of 522
REJ09B0069-0100
8.9.4
Operation
Input Level Detection Operation
If the input conditions set by the ICSR1 occur on any of the
POE pins, all high-current pins
become high-impedance state. However, only when the general input/output function or MTU
function is selected, the large-current pin is in the high-impedance state.
Falling Edge Detection: When a change from high to low level is input to the
POE pins.
Low-Level Detection: Figure 8.114 shows the low-level detection operation. Sixteen continuous
low levels are sampled with the sampling clock established by the ICSR1. If even one high level is
detected during this interval, the low level is not accepted.
Furthermore, the timing when the large-current pins enter the high-impedance state from the
sampling clock is the same in both falling-edge detection and in low-level detection.
P
φ
Sampling
clock
3
POE input
PE9/
TIOC3B
When low level is
sampled at all points
When high level is
sampled at least once
Flag set
(POE received)
Flag not set
High-impedance
state*
Note: * Other large-current pins (PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/
MRES, PE14/TIOC4C,
PE15/TIOC4D/
IRQOUT) also go to the high-impedance state at the same timing.
2
1
2
1
16
13
8/16/128 clock
cycles
Figure 8.114 Low-Level Detection Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com