SH7101 datasheet(300/560 Pages) RENESAS

300 / 560 page

Section 8 Multifunction Timer Pulse Unit (MTU)

Rev.1.00 Sep. 18, 2008 Page 266 of 522

REJ09B0069-0100

Bit

Bit Name

Initial

value

R/W

Description

POE0M1

POE0M0

R/W

POE0 mode 1 and 0

These bits select the input mode of the

POE0 pin.

00: Accept request on falling edge of

POE0 input.

01: Accept request when

POE0 input has been sampled

for 16 P

φ/8 clock pulses, and all are low level.

10: Accept request when

POE0 input has been sampled

for 16 P

φ/16 clock pulses, and all are low level.

11: Accept request when

POE0 input has been sampled

for 16 P

φ/128 clock pulses, and all are low level.

Note:

The write value should always be 0.

Output Level Control/Status Register (OCSR): The output level control/status register (OCSR)

is a 16-bit readable/writable register that controls the enable/disable of both output level

comparison and interrupts, and indicates status. If the OSF bit is set to 1, the high current pins

become high impedance.

Bit

Bit Name

Initial

value

R/W

Description

OSF

R/(W)* Output Short Flag

This flag indicates that any one pair of the three pairs of

2 phase outputs compared have simultaneously

become low level outputs.

[Clearing condition]

• By writing 0 to OSF after reading OSF = 1

[Setting condition]

• When any one pair of the three 2-phase outputs

simultaneously become low level

14 to 10 —

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

SH7101 Datasheet(PDF) 300 Page - Renesas Technology Corp

SH7101 Datasheet(HTML) 300 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL