Electronic Components Datasheet Search
  English  ▼

X  

SH7101 Datasheet(PDF) 326 Page - Renesas Technology Corp

Part # SH7101
Description  32-Bit RISC Microcomputer
PDF  560 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7101 Datasheet(HTML) 326 Page - Renesas Technology Corp

Back Button SH7101 Datasheet HTML 322Page - Renesas Technology Corp SH7101 Datasheet HTML 323Page - Renesas Technology Corp SH7101 Datasheet HTML 324Page - Renesas Technology Corp SH7101 Datasheet HTML 325Page - Renesas Technology Corp SH7101 Datasheet HTML 326Page - Renesas Technology Corp SH7101 Datasheet HTML 327Page - Renesas Technology Corp SH7101 Datasheet HTML 328Page - Renesas Technology Corp SH7101 Datasheet HTML 329Page - Renesas Technology Corp SH7101 Datasheet HTML 330Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 326 / 560 page
background image
Section 10 Serial Communication Interface (SCI)
Rev.1.00 Sep. 18, 2008 Page 292 of 522
REJ09B0069-0100
10.3.8
Serial Direction Control Register (SDCR)
The DIR bit in SDCR selects LSB-first or MSB-first transfer. With an 8-bit data length, LSB-
first/MSB-first selection is available regardless of the communication mode. With a 7-bit data
length, LSB-first transfer must be selected. The description in this section assumes LSB-first
transfer.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 4
⎯
All 1
R
Reserved
The write value should always be 1. Operation cannot be
guaranteed if 0 is written.
3
DIR
0
R/W
Data Transfer Direction
Selects the serial/parallel conversion format. Valid for an
8-bit transmit/receive format.
0: TDR contents are transmitted in LSB-first order
Receive data is stored in RDR in LSB-first
1: TDR contents are transmitted in MSB-first order
Receive data is stored in RDR in MSB-first
2
⎯
0
R
Reserved
The write value should always be 0. Operation cannot be
guaranteed if 1 is written.
1
⎯
1
R
Reserved
This bit is always read as 1, and cannot be modified.
0
⎯
0
R
Reserved
The write value should always be 0. Operation cannot be
guaranteed if 1 is written.
10.3.9
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 10.2 shows
the relationships between the N setting in BRR and the effective bit rate B
0 for asynchronous and
clocked synchronous modes. The initial value of BRR is H'FF, and it can be read from or written
to by the CPU at all times.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com