HD6433644R datasheet(370/549 Pages) RENESAS

370 / 549 page

Section 12 A/D Converter

Rev. 6.00 Sep 12, 2006 page 350 of 526

REJ09B0326-0600

Bits 3 to 0



Channel Select (CH3 to CH0): Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

Bit 3:

CH3

Bit 2:

CH2

Bit 1:

CH1

Bit 0:

CH0

Analog Input Channel

No channel selected

(initial value)

AN0

AN1

AN2

AN3

AN4

AN5

AN6

AN7

Reserved

Legend: * Don’t care

12.2.3

A/D Start Register (ADSR)

Bit

ADSF



Initial value

Read/Write

R/W



The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D

conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated

edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the

converted data is set in the A/D result register (ADRR), and at the same time ADSF is cleared

to 0.

HD6433644R Datasheet(PDF) 370 Page - Renesas Technology Corp

HD6433644R Datasheet(HTML) 370 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL