Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 166 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 166 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 162Page - Renesas Technology Corp SH7021 Datasheet HTML 163Page - Renesas Technology Corp SH7021 Datasheet HTML 164Page - Renesas Technology Corp SH7021 Datasheet HTML 165Page - Renesas Technology Corp SH7021 Datasheet HTML 166Page - Renesas Technology Corp SH7021 Datasheet HTML 167Page - Renesas Technology Corp SH7021 Datasheet HTML 168Page - Renesas Technology Corp SH7021 Datasheet HTML 169Page - Renesas Technology Corp SH7021 Datasheet HTML 170Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 509 page
background image
148 RENESAS
Tp
Tr
Tc
Tc
CK
A21–
A0
RAS
CAS
Data 1
AD15–
AD0
T1
DRAM access
DRAM access
External memory
space access
Tc
Tr
Data 2
Data 3
Tp
Row address
Row address
External
memory data
Column
address 1
Column
address 2
External memory
address
Column
address 3
Figure 8.28 RAS Up Mode
8.5.6
Refresh Control
The BSC has a function for controlling DRAM refreshing. By setting the refresh mode bit
(RMODE) in the refresh control register (RCR), either CAS-before-RAS refresh (CBR) or self-
refresh can be selected. When no refresh is performed, the refresh timer counter (RTCNT) can be
used as an 8-bit interval timer.
CAS-Before-RAS Refresh (CBR): A refresh is performed at an interval determined by the input
clock selected in the clock select bits 2–0 (CKS2–CKS0) of the refresh timer control/status
register (RTCSR) and the value set in the refresh time constant register (RTCOR). Set the values
of RTCOR and CKS2–CKS0 so they satisfy the refresh interval specifications of the DRAM being
used.
To perform a CBR refresh, clear the RMODE bit of the RCR to 0 and then set the refresh control
bit (RFSHE) bit to 1. Also write in the required values to RTCNT and RTCOR. When the clock is
thereafter selected in the CKS2–CKS0 bits of the RTCSR, the RTCNT will begin to increment
from its current value. The RTCNT value is constantly compared to the RTCOR value and the
CBR refresh is performed when they match. The RTCNT is simultaneously cleared to H'00 and
incrementing begins again.
When the clock is selected in the CKS2–CKS0 bits, the RTCNT immediately begins to increment
from its current value. This means that when the RTCOR cycle is set after the CKS2–CKS0 bits
are set, the RTCNT count may already be higher than the RTCOR cycle. When this occurs, the
RTCNT will overflow once (H'FF goes to H'00) and incrementing will start again. Since the CBR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com