Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 167 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 167 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 163Page - Renesas Technology Corp SH7021 Datasheet HTML 164Page - Renesas Technology Corp SH7021 Datasheet HTML 165Page - Renesas Technology Corp SH7021 Datasheet HTML 166Page - Renesas Technology Corp SH7021 Datasheet HTML 167Page - Renesas Technology Corp SH7021 Datasheet HTML 168Page - Renesas Technology Corp SH7021 Datasheet HTML 169Page - Renesas Technology Corp SH7021 Datasheet HTML 170Page - Renesas Technology Corp SH7021 Datasheet HTML 171Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 509 page
background image
RENESAS 149
refresh will not be performed until the RTCNT again matches the RTCOR value, the initial refresh
interval will be rather long. It is thus advisable to set the RTCOR cycle prior to setting the CKS2–
CKS0 bits and start it incrementing. When CBR refresh control is being performed after its use as
an 8-bit interval timer, the RTCNT count value may be in excess of the refresh cycle. For this
reason, clear the RTCNT by writing H'00 before starting refresh control to assure a correct refresh
interval.
When the RW1 bit of WCR1 is set to 1 and the read cycle is set to long pitch, the number of wait
states selected by the RLW1 and RLW0 bits of the RCR will be inserted into the CBR refresh
cycle, regardless of the status of the
WAIT signal. Figure 8.29 shows the RTCNT operation and
figure 8.30 shows the timing of the CBR refresh. For details on timing, see section 20.3.3, Bus
Timing.
CBR
CBR
CBR
CBR
Clock
selected with
CKS2–CKS0
H'00
RTCOR
value
RTCNT
value
Compare
match
with RTCOR
Compare
match
with RTCOR
Compare
match
with RTCOR
Compare
match
with RTCOR
CBR: CAS-before-RAS refresh
Time
Figure 8.29 Refresh Timer Counter (RTCNT) Operation
TRp
TRr
TRc
CK
RAS
CAS
Figure 8.30 Output Timing for CAS-Before-RAS Refresh Signal
Self-Refresh Mode: Some DRAMs have a self-refresh mode (parity back-up mode). This is a
type of a standby mode in which the refresh timing and refresh addresses are generated inside the
DRAM chip. When the RFSHE and RMODE bits of the RCR are both set to 1, the DRAM will



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com