Electronic Components Datasheet Search
  English  ▼

X  

R8C/15 Datasheet(PDF) 75 Page - Renesas Technology Corp

Part # R8C/15
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C/Tiny SERIES
PDF  277 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/15 Datasheet(HTML) 75 Page - Renesas Technology Corp

Back Button R8C/15 Datasheet HTML 71Page - Renesas Technology Corp R8C/15 Datasheet HTML 72Page - Renesas Technology Corp R8C/15 Datasheet HTML 73Page - Renesas Technology Corp R8C/15 Datasheet HTML 74Page - Renesas Technology Corp R8C/15 Datasheet HTML 75Page - Renesas Technology Corp R8C/15 Datasheet HTML 76Page - Renesas Technology Corp R8C/15 Datasheet HTML 77Page - Renesas Technology Corp R8C/15 Datasheet HTML 78Page - Renesas Technology Corp R8C/15 Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 277 page
background image
R8C/14 Group, R8C/15 Group
11. Interrupt
Rev.2.10
Jan 19, 2006
Page 63 of 253
REJ09B0164-0210
11.1.6.1
I Flag
The I flag enables or disables the maskable interrupt. Setting the I flag to “1” (enabled) enables the
maskable interrupt. Setting the I flag to “0” (disabled) disables all maskable interrupts.
11.1.6.2
IR Bit
The IR bit is set to “1” (interrupt requested) when an interrupt request is generated. Then, when the
interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the
IR bit is set to “0” (= interrupt not requested).
The IR bit can be set to “0” by a program. Do not write “1” to this bit.
11.1.6.3
ILVL2 to ILVL0 Bits and IPL
Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.
Table 11.3 lists the Settings of Interrupt Priority Levels and Table 11.4 lists the Interrupt Priority
Levels Enabled by IPL.
The following are conditions under which an interrupt is acknowledged:
• I flag = 1
• IR bit = 1
• interrupt priority level > IPL
The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. They do not affect one
another.
Table 11.3
Settings of Interrupt Priority
Levels
ILVL2 to ILVL0 Bits
Interrupt Priority Level
Priority Order
000b
Level 0 (interrupt disabled)
−
001b
Level 1
Low
010b
Level 2
011b
Level 3
100b
Level 4
101b
Level 5
110b
Level 6
111b
Level 7
High
Table 11.4
Interrupt Priority Levels Enabled by
IPL
IPL
Enabled Interrupt Priority Levels
000b
Interrupt level 1 and above
001b
Interrupt level 2 and above
010b
Interrupt level 3 and above
011b
Interrupt level 4 and above
100b
Interrupt level 5 and above
101b
Interrupt level 6 and above
110b
Interrupt level 7 and above
111b
All maskable interrupts are disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com