Electronic Components Datasheet Search
  English  ▼

X  

PCM5310PAP Datasheet(PDF) 65 Page - Texas Instruments

Click here to check the latest version.
Part # PCM5310PAP
Description  24-Bit, 96-/192-kHz, Asynchronous, 4-Channel/4-Channel Audio Codec with 2-VRMS Driver, Headphone Driver, and 6 Audio Interface Ports
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM5310PAP Datasheet(HTML) 65 Page - Texas Instruments

Back Button PCM5310PAP Datasheet HTML 61Page - Texas Instruments PCM5310PAP Datasheet HTML 62Page - Texas Instruments PCM5310PAP Datasheet HTML 63Page - Texas Instruments PCM5310PAP Datasheet HTML 64Page - Texas Instruments PCM5310PAP Datasheet HTML 65Page - Texas Instruments PCM5310PAP Datasheet HTML 66Page - Texas Instruments PCM5310PAP Datasheet HTML 67Page - Texas Instruments PCM5310PAP Datasheet HTML 68Page - Texas Instruments PCM5310PAP Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 103 page
background image
Register 56 (38h)
PCM5310
www.ti.com ............................................................................................................................................................................................ SLES244 – FEBRUARY 2009
REG
HEX
DESCRIPTION
B7
B6
B5
B4
B3
B2
B1
B0
56
38h
Power up/down, oversampling rate control for DAC34
PD34
RSV
OV34[1:0]
ZR34
RSV
RSV
RSV
PD34: Power Up/Down Control for DAC34
This bit controls the power up/down for DAC34, including the interpolation filter.
Default value: 1
0
Power up
1
Power down (default)
OV34[1:0]: Oversampling Rate Control for DAC34
These bits control the oversampling rate of the DAC34 delta-sigma modulator.
Default value: 01
SYSTEM CLOCK RATE
OV34
128 fS, 192 fS
256 fS, 384 fS
128 fS, 192 fS
00
16 fS
32 fS
64 fS
01 (default)
32 fS
64 fS
128 fS
10
—
—
11
32 fS
128 fS
(1)
128 fS
(1)
(1)
Less than fS = 48 kHz
ZR34: Zero Flag Reverse
This bit reverses the polarity of the zero flag output. The zero flag is high after input data are zero during 1024 fS
when ZR34 = '0', and is set with the GPIO port by bits GSL1[4:0], GSL2[4:0], GSL3[4:0] in registers 09 to 11.
Default value: 0
0
Buffered output (default)
1
Inverted output
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
65
Product Folder Link(s): PCM5310



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com