Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PCM5310PAP Datasheet(PDF) 69 Page - Texas Instruments

Click here to check the latest version.
Part # PCM5310PAP
Description  24-Bit, 96-/192-kHz, Asynchronous, 4-Channel/4-Channel Audio Codec with 2-VRMS Driver, Headphone Driver, and 6 Audio Interface Ports
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM5310PAP Datasheet(HTML) 69 Page - Texas Instruments

Back Button PCM5310PAP Datasheet HTML 65Page - Texas Instruments PCM5310PAP Datasheet HTML 66Page - Texas Instruments PCM5310PAP Datasheet HTML 67Page - Texas Instruments PCM5310PAP Datasheet HTML 68Page - Texas Instruments PCM5310PAP Datasheet HTML 69Page - Texas Instruments PCM5310PAP Datasheet HTML 70Page - Texas Instruments PCM5310PAP Datasheet HTML 71Page - Texas Instruments PCM5310PAP Datasheet HTML 72Page - Texas Instruments PCM5310PAP Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 103 page
background image
Register 84 (54h)
PCM5310
www.ti.com ............................................................................................................................................................................................ SLES244 – FEBRUARY 2009
REG
HEX
DESCRIPTION
B7
B6
B5
B4
B3
B2
B1
B0
84
54h
Master/slave interface format for ADC12
AMS12[3:0]
HF12
RSV
AFM12[1:0]
AMS12[3:0]: Master/Slave Audio Interface Setting for ADC12
These bits set the master or slave mode. ADC12 receives LRCK and BCK from PORT-1, PORT-2, PORT-3,
PORT-4, PORT-5 or PORT-6 in slave mode, and generates LRCK and BCK from SCK in master mode.
Default value: 1000
MASTER/SLAVE AUDIO INTERFACE SETTING FOR
MASTER/SLAVE AUDIO INTERFACE SETTING FOR
AMS12[3:0]
ADC12
AMS12[3:0]
ADC12
0000
Reserved
1000
Slave and system clock fS auto-detect mode (default)
0001
Master and system clock 768 fS
1001
Slave and system clock 768 fS
0010
Master and system clock 512 fS
1010
Slave and system clock 512 fS
0011
Master and system clock 384 fS
1011
Slave and system clock 384 fS
0100
Master and system clock 256 fS
1100
Slave and system clock 256 fS
0101
Reserved
1101
Reserved
0110
Reserved
1110
Reserved
0111
Reserved
1111
Reserved
HF12: High-Pass Filter Disable for ADC12
This bit disables the digital high-pass filter of ADC12.
Default value: 0
0
(0.019 fS/1000) Hz (default)
1
Off
AFM12[1:0]: Audio Interface Format for ADC12
These bits select the ADC12 audio data format as I2S, right-justified, or left-justified.
Default value: 00
00
16 to 24 bits, I2S (default)
01
16 to 24 bits, left-justified
10
24 bits, right-justified
11
16 bits, right-justified
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
69
Product Folder Link(s): PCM5310



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com