| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 332 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 332 Page - Freescale Semiconductor, Inc |
|
332 / 976 page ![]() Memory Map/Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 254 Freescale Semiconductor 13.2.2.11 AXBS Address Map Register (AAMR) For certain designs, the static decoding of the upper bits of the AMBA-AHB address bus to steer requests to the appropriate crossbar switch slave may not be sufficient. For those designs, the AAMR provides an optional register which implements additional capability for AXBS request steering. This register provides a program-visible address steering mechanism by supporting the mapping of any 512 MByte address space to any of the AXBS slave connections. The AAMR is divided into eight 4-bit fields providing an enable bit and a 3-bit slave number. Thus, the upper 3 bits of the AMBA-AHB address (HADDR[31:29]) are used to index into the AAMR to select a corresponding 3-bit vector which defines the targeted AXBS slave. The AAMR is initially loaded at reset with a 32-bit value provided as an input. For subsequent writes to the AAMR, the hardware invokes the following synchronization mechanism: 1. The 32-bit IPS write to the AAMR loads the pending address map operand into a temporary register. 2. The pending AAMR write causes the MCM to assert a control signal which forces the AXBS into a “halted” state. 3. The IPS write cycle is terminated normally. 4. Once the AXBS module indicates it has stalled all bus master transactions and entered the halted state, then MCM loads the pending address map operand into the AAMR, effectively enabling the new mapping. 5. MCM then releases the halt request signal to the AXBS, allowing it to resume operation with the just-loaded address map. The device is guaranteed to function properly after changing the value of the AAMR if the write to the register is followed by a sufficient number of NOP instructions necessary to flush out the depth of the processor pipeline. The AAMR can only be written in its entirety, i.e., only 32-bit writes are supported. Any attempted write of a smaller data size (e.g., 8- or 16-bit value) generates an error response. See Figure 13-11 and Table 13-11 for the AXBS Address Map Register definition. Register address: MCM Offset + 0x20 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R EA7 A7Slave EA6 A6Slave EA5 A5Slave EA4 A4Slave W Reset 111 1 00000000000 0 15 14 13 12 11 10 9876543210 R EA3 A3Slave EA2 A2Slave EA1 A1Slave EA0 A0Slave W Reset 00001011 aamr_init[7:0] Figure 13-11. AXBS Address Map (AAMR) Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |