Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 336 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 336 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 332Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 333Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 334Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 335Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 336Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 337Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 338Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 339Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 340Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 336 / 976 page
background image
Memory Map/Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
258
Freescale Semiconductor
13.2.2.14.2
Peripheral Power Management Clear Register (PPMRC)
The PPMRC register provides a simple memory-mapped mechanism to clear a given bit in the
PPMR{H,L} registers to enable the clock for a given IPS module without the need to perform a
read-modify-write on the PPMR. The data value on a register write causes the corresponding bit in the
PPMR{H,L} register to be cleared. A data value of 64 to 127 provides a global clear function, forcing the
entire contents of the PPMR{H,L} to be zeroed, enabling all IPS module clocks. In the event on
simultaneous writes of the PPMRS and PPMRC, the write to the PPMRC takes priority. Reads of this
register return all zeroes. See Figure 13-16 and Figure 13-15 for the PPMRC definition.
Register address: MCM Base + 0x2c
7
65432
1
0
R
0
0000
0
0
0
W
PPMRS[6:0]
Reset
—
0000
0
0
0
Figure 13-15. Peripheral Power Management Set (PPMRS) Register
Table 13-14. Peripheral Power Management Set (PPMRS) Field Descriptions
Field
Description
7
Reserved, should be cleared.
6–0
PPMRS[6:0]
Set Module Clock Disable.
0-63
Set corresponding bit in PPMR{H,L}, disabling the module clock.
64-127 Set all bits in PPMR{H,L}, disabling all the module clocks.
Register address: MCM Base + 0x2d
7
65432
1
0
R
0
0000
0
0
0
W
PPMRC[6:0]
Reset
—
0000
0
0
0
Figure 13-16. Peripheral Power Management Clear (PPMRC) Register
Table 13-15. Peripheral Power Management Clear (PPMRC) Field Descriptions
Field
Description
7
Reserved, should be cleared.
6–0
PPMRC[6:0]
Clear Module Clock Disable.
0-63
Clear corresponding bit in PPMR{H,L}, enabling the module clock.
64-127 Clear all bits in PPMR{H,L}, enabling all the module clocks.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com