| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 352 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 352 Page - Freescale Semiconductor, Inc |
|
352 / 976 page ![]() Memory Map/Register Definition MAC7200 Microcontroller Family Reference Manual, Rev. 2 274 Freescale Semiconductor Table 13-29 associates the upper 7 bits of the ECC syndrome with the exact data bit in error for single-bit correctable codewords. This table follows the bit vectoring notation where the LSB=0. Note that the syndrome value of 0x01 implies no error condition but this value is not readable when the PRESR is read for the no error case. 13.2.2.15.10 RAM ECC Master Number Register (REMR) The REMR is a 4-bit register for capturing the AXBS bus master number of the last, properly-enabled ECC event in the RAM memory. Depending on the state of the ECC Configuration Register, an ECC event in Table 13-28. RESR Field Descriptions Field Description 7–0 RESR[7:0] RAM ECC Syndrome Register. This 8-bit syndrome field includes 6 bits of Hamming decoded parity plus an odd-parity bit for the entire 39-bit (32-bit data + 7 ECC) code word. The upper 7 bits of the syndrome specify the exact bit position in error for single-bit correctable codewords, and the combination of a non-zero 7-bit syndrome plus overall incorrect parity bit signal a multi-bit, non-correctable error. For correctable single-bit errors, the mapping shown in Table 13-29 associates the upper 7 bits of the syndrome with the data bit in error. Table 13-29. RAM Syndrome Mapping for Single-Bit Correctable Errors RESR[7:0] Data Bit in Error RESR[7:0] Data Bit in Error 0x00 ECC ODD[0] 0x28 DATA ODD BANK[17] 0x01 No Error 0x2a DATA ODD BANK[16 0x02 ECC ODD[1] 0x2c DATA ODD BANK[15] 0x04 ECC ODD[2] 0x58 DATA ODD BANK[14] 0x06 DATA ODD BANK[31] 0x30 DATA ODD BANK[13] 0x08 ECC ODD[3] 0x32 DATA ODD BANK[12] 0x0a DATA ODD BANK[30] 0x34 DATA ODD BANK[11] 0x0c DATA ODD BANK[29] 0x64 DATA ODD BANK[10] 0x0e DATA ODD BANK[28] 0x38 DATA ODD BANK[9] 0x10 ECC ODD[4] 0x62 DATA ODD BANK[8] 0x12 DATA ODD BANK[27] 0x70 DATA ODD BANK[7] 0x14 DATA ODD BANK[26] 0x60 DATA ODD BANK[6] 0x16 DATA ODD BANK[25] 0x40 ECC ODD[6] 0x18 DATA ODD BANK[24] 0x42 DATA ODD BANK[5] 0x1a DATA ODD BANK[23] 0x44 DATA ODD BANK[4] 0x1c DATA ODD BANK[22] 0x46 DATA ODD BANK[3] 0x50 DATA ODD BANK[21] 0x48 DATA ODD BANK[2] 0x20 ECC ODD[5] 0x4a DATA ODD BANK[1] 0x22 DATA ODD BANK[20] 0x4c DATA ODD BANK[0] 0x24 DATA ODD BANK[19] 0x03,0x05........0x4d Multiple bit error 0x26 DATA ODD BANK[18] > 0x4d Multiple bit error |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |