Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 442 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 442 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 438Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 439Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 440Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 441Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 442Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 443Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 444Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 445Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 446Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 442 / 976 page
background image
PFLASH Application Usage
MAC7200 Microcontroller Family Reference Manual, Rev. 2
364
Freescale Semiconductor
18.7.4.1.1
PFCR1 - PFLASH Configuration Register 1
The PFCR1 register contains line buffer and pipeline controls.
The PFCR1 register may be locked (i.e.-writes are not allowed) by clearing PFCR2[23]. In the case of
any problems with the line buffers in the Flash controller (i.e.-functional bugs, etc.), the BFEN bit may be
cleared, thus disabling the buffers and associated logic.
The following table describes the allowed values for each of the fields in the PFCR1 register:
LMS
$0010
LAS/MAS Erase/Program Block Select
$0000 0000
HBS
$0014
HAS Erase/Program Block Select
$0000 0000
ADR
$0018
Aborted Address
$0000 0000
BIU0
$001c
PFCR1
(Pre-fetch control, # wait states, etc.)
$0001 4a15
BIU1
$0020
PFAPR
(Master access protection)
$0000 0007
BIU2
$0024
PFCR2
(Line Buffer Config + Shadow SACC/DACC)
From Shadow $7e00
BIU3
$0028
PFSACC (Main Array)
From Shadow $7e08
BIU4
$002c
PFDACC (Main Array)
From Shadow $7e10
Bits
Function
Reset
[31:18]
MxPFE - Master x Pre-fetch Enable (not used)
$0000
[17]
M1PFE - DMA Master Pre-fetch Enable
0
[16]
M0PFE - Core Master Pre-fetch Enable
1
[15:13]
APC - Address Pipelining Control
010
[12:11]
WWSC - Write Wait State Control
01
[10:8]
RWSC - Read Wait State Control
010
[7]
Reserved for future use
0
[6]
DPFEN - Data Prefetch Enable
0
[5]
Reserved for future use
0
[4]
IPFEN - Instruction Prefetch Enable
1
[3]
Reserved for future use
0
[2:1]
PFLIM - Prefetch Limit
10
[0]
BFEN - Line Read Buffer Enable
1
Table 18-3. Flash Block IPI User Registers
Register
Address
Offset
Function
Reset Value



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com