Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 564 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 564 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 560Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 561Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 562Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 563Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 564Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 565Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 566Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 567Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 568Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 564 / 976 page
background image
Functional Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
486
Freescale Semiconductor
27.4
Functional Description
This section provides a complete functional description of the DMA Mux. The primary purpose of the
DMA Mux is to provide flexibility in the system’s use of the available DMA channels. As such,
configuration of the DMA Mux is intended to be a static procedure done during execution of the system
boot code. However, if the procedure outlined in Section 27.7.5, “Enabling and Configuring Sources,” is
followed, the configuration of the DMA Mux may be changed during the normal operation of the system.
Functionally, the DMA Mux channels may be divided into two classes: Channels 0–7, which implement
the normal routing functionality plus periodic triggering capability, and channels 8–15, which implement
only the normal routing functionality.
27.4.1
DMA Channels 0-7
Besides the normal routing functionality, channels 0–7 of the DMA Mux provide a special periodic
triggering capability that can be used to provide an automatic mechanism to transmit bytes, frames or
packets at fixed intervals without the need for processor intervention. The trigger is generated by the
Periodic Interrupt Timer (PIT); as such, the configuration of the periodic triggering interval is done via
configuration registers in the PIT. Please refer to Chapter 26, “Periodic Interrupt Timer (PIT_RTI)” for
more information on this topic.
NOTE
Because of the dynamic nature of the system (i.e. DMA channel priorities,
bus arbitration, interrupt service routine lengths, etc.), the number of clock
cycles between a trigger and the actual DMA transfer cannot be guaranteed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com