| Electronic Components Datasheet Search |
|
MAC7200 Datasheet(PDF) 587 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MAC7200 Datasheet(HTML) 587 Page - Freescale Semiconductor, Inc |
|
587 / 976 page ![]() The Generic FlexCAN2 Module MAC7200 Microcontroller Family Reference Manual, Rev. 2 Freescale Semiconductor 509 28.2.4.6 Doze Mode: This low power mode is entered when the DOZE bit in MCR is asserted and Doze Mode is requested at MCU level. When in Doze Mode, the module shuts down the clocks to the CAN Protocol Interface and the Message Buffer Management sub-modules. Exit from this mode happens when the DOZE bit in MCR is negated, when the MCU is removed from Doze Mode, or when activity is detected on the CAN bus and the Self Wake Up mechanism is enabled. See Section 28.2.7.8.3, “Doze Mode,” for more information. 28.2.4.7 Stop Mode: This low power mode is entered when Stop Mode is requested at MCU level. When in Stop Mode, the module puts itself in an inactive state and then informs the CPU that the clocks can be shut down globally. Exit from this mode happens when the Stop Mode request is removed or when activity is detected on the CAN bus and the Self Wake Up mechanism is enabled. See Section 28.2.7.8.4, “Stop Mode,” for more information. 28.2.5 External Signal Descriptions The FlexCAN module has two I/O signals connected to the external MCU pins. These signals are summarized in Table 28-3 and described in more detail in the next sub-sections. 28.2.5.1 CAN Rx This pin is the receive pin from the CAN bus transceiver. Dominant state is represented by logic level ‘0’. Recessive state is represented by logic level ‘1’. 28.2.5.2 CAN Tx This pin is the transmit pin to the CAN bus transceiver. Dominant state is represented by logic level ‘0’. Recessive state is represented by logic level ‘1’. 28.2.6 Memory Map and Register Definition This section describes the registers and data structures in the FlexCAN module. The base address of the module depends on the particular memory map of the MCU. The addresses presented here are relative to the base address. Table 28-3. FlexCAN Signals Signal Name1 1. The actual MCU pins may have different names. Please consult Chapter 9, “Device Memory Map” for the actual signal names. Direction Description CAN Rx Input CAN Receive Pin CAN Tx Output CAN Transmit Pin |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |