Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 766 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 766 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 762Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 763Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 764Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 765Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 766Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 767Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 768Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 769Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 770Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 766 / 976 page
background image
Memory Map/Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
688
Freescale Semiconductor
32.12.2.3 eMIOS Output Update Disable (OUDIS)
Address eMIOS base address + 0x04
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
00000
0
0000000000
W
Reset:
00000
0
0000000000
15
14
13
12
11
10
9876543210
R
00000
0
0
0
F7
F6
F5
F4
F3
F2
F1
F0
W
Reset:
00000
0
0000000000
= Unimplemented or Reserved
Figure 32-4. eMIOS Global FLAG Register (GFLAG)
Address eMIOS base address + 0x08
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
00000
0
0000000000
W
Reset:
00000
0
0000000000
15
14
13
12
11
10
9876543210
R
00000
0
0
0
OU7
OU6
OU5
OU4
OU3
OU2
OU1
OU0
W
Reset:
00000
0
0000000000
= Unimplemented or Reserved
Figure 32-5. eMIOS Output Update Disable Register (OUDIS)
Table 32-8. OUDIS Field Descriptions
Field
Descriptions
31–8
Reserved, should be cleared.
7–0
OUn
Channel n Output Update Disable bit. When running MC mode or an output mode, values are written to registers
A2 and B2. OUn bits are used to disable transfers from registers A2 to A1 and B2 to B1. Each bit controls one
channel.
0 Transfer enabled. Depending on the operation mode, transfer may occur immediately or in the next period.
Unless stated otherwise, transfer occurs immediately.
1 Transfers disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com