Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 776 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 776 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 772Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 773Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 774Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 775Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 776Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 777Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 778Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 779Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 780Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 776 / 976 page
background image
Memory Map/Register Definition
MAC7200 Microcontroller Family Reference Manual, Rev. 2
698
Freescale Semiconductor
32.12.2.10 eMIOS Alternate A Register (ALTAn)
The ALTAn register provides an alternate read only address to access A2 channel registers in PEC and
WPTA modes only. If UCAn register is used along with ALTAn, both A1 and A2 registers can be accessed
in these modes. Please, see Section 32.13.1.1.8, “Pulse/Edge Counting (PEC) Mode and
Section 32.13.1.1.10, “Windowed Programmable Time Accumulation (WPTA) Mode” for a more detailed
description of the use of ALTAn register.
15
OVFL
OVRC
OVFL — Overflow bit
The OVFL bit indicates that an overflow has occurred in the internal counter. OVFL must be cleared by software
writing a 1 to the OVFLC bit.
0 No overflow
1 An overflow had occurred
OVFLC — Overflow Clear bit
The OVFL bit must be cleared by writing a 1 to the OVFLC.
0 Do not change OVFL bit
1 Clear OVFL bit
14–3
Reserved, should be cleared
2
UCIN
Unified Channel Input pin bit
The UCIN bit reflects the input pin state after being filtered and synchronized.
1
UCOUT
Unified Channel Output pin bit
The UCOUT bit reflects the output pin state.
0
FLAG
FLAGC
FLAG — FLAG bit
The FLAG bit is set when an input capture or a match event in the comparators occurred.
0 FLAG cleared
1 FLAG set event has occurred
Note: mts_flag_out reflects the FLAG bit value. When DMA bit is set, the FLAG bit can be cleared by the DMA
controller.
FLAGC — FLAG Clear bit
The FLAG bit must be cleared by writing a 1 to FLAGC.
0 Do not change FLAG bit
1 Clear FLAG bit
Table 32-17. UCSRn Field Descriptions (Continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com