Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 778 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 778 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 774Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 775Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 776Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 777Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 778Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 779Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 780Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 781Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 782Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 778 / 976 page
background image
Functional Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
700
Freescale Semiconductor
Figure 32-13. Unified Channel Block Diagram
32.13.1.1 UC Modes of Operation
The mode of operation of the Unified Channel is determined by the mode select bits MODE[6:0] in the
UCCRn register (see Table 32-16 for details).
When entering an output mode (except for GPIO mode), the output flip-flop is set to the complement of
the EDPOL bit in the UCCRn register.
As the internal counter UCCNTn continues to run in all modes (except for GPIO mode), it is possible to
use this as a time base if the resource is not used in the current mode.
In order to provide smooth waveform generation even if A and B registers are changed on the fly, it is
available the MCB, OPWFMB, OPWMB and OPWMCB modes. In these modes A and B registers are
double buffered. They are presented in separated sections since there are several basic differences between
these and the MC, OPWFM, OPWM and OPWMC modes, respectively.
Notes:
comparator A
Counter Bus
RWCB
select
FLAG
register A1
register A2
Register A
internal counter
register B1
register B2
Register B
comparator B
EMIOSOn
output flip-flop
Prgm.
filter
To register B
Edge
detect
To register A
EMIOSIn
counter bus [A]
counter bus [B]
EDPOL EDSEL
FSM
RQB
IIB
prescaler
see note 1
UCPRE
BSL
MODE
FORCMB
FORCMA
FCK IF
UCIN
UCOUT
ipp_obe_mts_ucn
Unified Channel
internal counter clock
UCPREN
To internal counter
UPDATE
ODIS
ODISSL
Output disable control Bus
EN
EN
see note 2
2. Goes to the FSM of the UC[n-1]. These signals
1. See Figure 32-1 to check how the counter buses
are used for QDEC mode.
[6:0]
[1:0]
[1:0]
[1:0]
[3:0]
(with zero detection)
mts_flag_outn
driven.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com