Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 808 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 808 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 804Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 805Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 806Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 807Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 808Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 809Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 810Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 811Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 812Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 808 / 976 page
background image
Functional Description
MAC7200 Microcontroller Family Reference Manual, Rev. 2
730
Freescale Semiconductor
Figure 32-51. OPWMB Mode Matches and Flags
Note that the output pin transitions are based on the negedges of the A1 and B1 match signals.
Figure 32-51 shows in cycle(n+1) the value of A1 register being set to zero. In this case the match posedge
is used instead of the negedge to transition the output flip-flop.
Figure 32-52 describes the channel operation for 0% duty cycle. Note that the A1 match posedge signal
occurs at the same time as the B1=8 negedge signal. In this case A1 match has precedence over B1 match,
causing the output pin to remain at EDPOL bit value, thus generating a 0% duty cycle signal.
1
4
match A1 negedge detection
6
A1 value
$000004
A1 match
A1 match negedge detection
output pin
EDPOL = 0
TIME
match B1 negedge detection
B1 match
B1 match negedge detection
B1 value
$000006
clock
prescaler
A2 value
$000000
write to A2
$000000
A1 match posedge detection
match A1 posedge detection
1
cycle n
cycle n+1
8
6
FLAG bit set
Selected
counter bus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com