FX980 datasheet(67/86 Pages) CMLMICRO

67 / 86 page

TETRA Baseband Processor

FX980

D/980/3

RxDataAccess

Title:

Rx Data path Access point.

Address:

$0x38 to $0x3B (mapped over 4 locations)

Function:

Description:

This register block allows direct access to the Rx Data path values just after the 59-tap (Rx anti-

alias) filter. Both read and write operations are permitted. A read operation reads the signal

values on the I and Q channels. A write operation will write data to the Rx Data path operator

output. To prevent normal Rx data overwriting this value the RxDPAccessSel bit in the

LoopBackCtrl register should be set active. The MSB read data register is buffered to enable

access of a discrete sample value (if this register was not buffered, data from different sample

periods could be in the MSB and LSB registers). Therefore the LSB register must be read first

for correct operation.

Bit

Name

Active State

Function

Address $0x38

7:0

RxDPIDataLSB

Data RW

Least significant 8 bits of the RxDPIData register. This

Address $0x39

7:0

RxDPIDataMSB

Data RW

Most significant 8 bits of the RxDPIData register.

Address $0x3A

7:0

RxDPQDataLSB

Data RW

Least significant 8 bits of the RxDPQData register. This

Address $0x3B

7:0

RxDPQDataMSB

Data RW

Most significant 8 bits of the RxDPQData register.

• Address and Data format for RxDPIData access

D1 D0

D7 D6 D5 D4 D3 D2

D15 D14 D13 D12 D11 D10 D9 D8

Data field [15:0]

Address field

[6:0]

• Address and Data format for RxDPQData access

D1 D0

D7 D6 D5 D4 D3 D2

D15 D14 D13 D12 D11 D10 D9 D8

Data field [15:0]

Address field

[6:0]

FX980 Datasheet(PDF) 67 Page - CML Microcircuits

FX980 Datasheet(HTML) 67 Page - CML Microcircuits

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL