| Electronic Components Datasheet Search |
|
OR4E2 Datasheet(PDF) 54 Page - Agere Systems |
|
|
|||||||||||||||||||||||||||||
OR4E2 Datasheet(HTML) 54 Page - Agere Systems |
|
54 / 124 page ![]() 54 Lucent Technologies Inc. Preliminary Data Sheet December 2000 ORCA Series 4 FPGAs Phase-Locked Loops (continued) Table 33. Dedicated Pin Per Package Table 34. STS-3/STM-1 DPLL Specifications 0045(F) Figure 32. PLL Naming Scheme Dedicated PLL_VF Pin Per Package BA352 BC432 BM680 B24 C4 D30 Parameter Min Nom Max Unit Input Clock Frequency — 155.52 — MHz Output Clock Frequency — 155.52 — MHz Input Duty Cycle Tolerance 30 — 70 % Output Duty Cycle 47 50 53 % dc Power — 50 — mW Total On Current — 2.4 — mA Total Off Current — 30 — pA Cycle to Cycle Jitter (p-p) 0.02 UIp-p Lock Time — <50 — µs LRPPLL LRPLL2 LLPPLL LLHPPLL URPPLL URPLL1 ULPPLL ULHPPLL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |