OR4E2 datasheet(60/124 Pages) AGERE

60 / 124 page

Lucent Technologies Inc.

Preliminary Data Sheet

December 2000

ORCA Series 4 FPGAs

FPGA States of Operation (continued)

Reconfiguration

To reconfigure the FPGA when the device is operating

in the system, a low pulse is input into PRGM or a pro-

gram command is sent to the system bus. The configu-

ration data in the FPGA is cleared, and the I/Os not

used for configuration are 3-stated. The FPGA then

samples the mode select inputs and begins reconfigu-

ration. When reconfiguration is complete, DONE is

released, allowing it to be pulled high.

Partial Reconfiguration

All ORCA device families have been designed to allow

a partial reconfiguration of the FPGA at any time. This

is done by setting a bit stream option in the previous

configuration sequence that tells the FPGA to not reset

all of the configuration RAM during a reconfiguration.

Then only the configuration frames that are to be modi-

fied need to be rewritten, thereby reducing the configu-

ration time.

Other bit stream options are also available that allow

one portion of the FPGA to remain in operation while a

partial reconfiguration is being done. If this is done, the

user must be careful to not cause contention between

the two configurations (the bit stream resident in the

FPGA and the partial reconfiguration bit stream) as the

second reconfiguration bit stream is being loaded.

Other Configuration Options

There are many other configuration options available to

the user that can be set during bit stream generation in

ORCA Foundry. These include options to enable

boundary scan and/or the MPI and/or the programma-

ble PLL blocks, readback options, and options to con-

trol and use the internal oscillator after configuration.

Other useful options that affect the next configuration

(not the current configuration process) include options

to disable the global set/reset during configuration, dis-

able the 3-state of I/Os during configuration, and dis-

able the reset of internal RAMs during configuration to

allow for partial configurations (see above). For more

information on how to set these and other configuration

options, please see the ORCA Foundry documenta-

tion.

5-5759(F)

Figure 36. Serial Configuration Data Format—Autoincrement Mode

5-5760(F)

Figure 37. Serial Configuration Data Format—Explicit Mode

CONFIGURATION DATA

1 0

PREAMBLE LENGTH

ID FRAME

CONFIGURATION

POSTAMBLE

CONFIGURATION HEADER

COUNT

DATA FRAME 1

DATA FRAME 2

PREAMBLE LENGTH

ID FRAME

CONFIGURATION

POSTAMBLE

CONFIGURATION HEADER

ADDRESS

COUNT

DATA FRAME 1

DATA FRAME 2

FRAME 2

FRAME 1

CONFIGURATION DATA

0 1

OR4E2 Datasheet(PDF) 60 Page - Agere Systems

OR4E2 Datasheet(HTML) 60 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL