 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCM9211 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCM9211 Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 121 page  PCM9211 SBAS495 – JUNE 2010 www.ti.com ELECTRICAL CHARACTERISTICS: Digital Audio I/F Receiver (DIR) All specifications at TA = +25°C, VCC = VDD = VDDRX = 3.3 V, and VCCAD = 5 V, unless otherwise noted. PCM9211 PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DIR, COAXIAL INPUT AMPLIFIER (RXIN0 and RXIN1) Input resistance 20 k Ω Input voltage 0.2 VPP Input hysteresis 50 mV Input sampling frequency 7 216 kHz DIR, BIPHASE SIGNAL INPUT and PLL Normal mode 28 108 kHz Input biphase sampling frequency range Wide mode 7 216 kHz Input sampling frequency IEC60958-3 (2003-01) Level III (±12.5%) accuracy Jitter tolerance IEC60958-3 (2003-01) IEC60958-3 From biphase signal detection to error out PLL lock up time(1) 100 ms release (ERROR = L) DIR, RECOVERED CLOCK and DATA Serial audio data width 16 24 Bits 128fS 0.896 27.648 MHz System clock frequency 256fS 1.792 55.296 MHz 512fS 3.584 55.296 MHz Bit clock frequency 64fS 0.448 13.824 MHz LR clock frequency fS 7 216 kHz fS = 48 kHz, SCKO = 256fS, measured System clock jitter 50 100 ps, rms period jitter System clock duty cycle 50% reference ±5 ±5 % DIT Output biphase sampling 7 216 kHz frequency 128fS 0.896 27.648 MHz Input system clock frequency 256fS 1.792 55.296 MHz 512fS 3.584 55.296 MHz Input bit clock frequency 64fS 0.448 13.824 MHz Input LR clock frequency fS 7 216 kHz OSCILLATOR CIRCUIT, XTI and XMCKO CLOCK XTI source clock frequency 24.576 MHz Frequency accuracy –100 100 ppm XTI input clock duty cycle 45 55 % XMCKO frequency 24.576 MHz XMCKO output duty cycle 50% reference ±5 ±5 % PCM OUTPUT PORT (SCKO, BCK, LRCK, DOUT) System clock frequency 128fS / 256fS / 512fS 0.896 55.296 MHz Bit clock output frequency 64fS 0.448 13.824 MHz LR clock output frequency fS 7 216 kHz ROUTING System clock frequency 128fS / 256fS / 512fS 0.896 55.296 MHz Bit clock output Frequency 64fS 0.448 13.824 MHz LR clock output frequency fS 7 216 kHz (1) PLL lock-up time varies with ERROR release wait time setting (Register 23h/ERRWT). Therefore, lock-up time in this table shows the value at ERRWT = 11 as the shortest time setting. 6 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated Product Folder Link(s): PCM9211 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
