 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCM9211 Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCM9211 Datasheet(HTML) 23 Page - Texas Instruments |
|
|
23 / 121 page  DOUT LRCK (OUTPUT) BCK (OUTPUT) 0.5V DD tBCH tBC L tBC Y t LRD tDOD 0.5V DD 0.5V DD PCM9211 www.ti.com SBAS495 – JUNE 2010 In master mode, BCK and LRCK are output from the ADC of PCM9211. BCK and LRCK are generated by the internal ADC from SCKI, and BCK is fixed as 64fS. DOUT changes on the falling edge of BCK. The detailed timing specification is shown in Figure 16. SYMBOL DESCRIPTION MIN TYP MAX UNITS tBCY BCK cycle time 1/64fS tBCH BCK high time 0.4 tBCY 0.5 tBCY 0.6 tBCY tBCL BCK low time 0.4 tBCY 0.5 tBCY 0.6 tBCY tLRD LRCK delay time to BCK falling edge 0 30 ns tDOD DOUT delay time from BCK falling edge 0 30 ns Note: Load capacitance of output is 20 pF. This timing requirement is applied when ADC clock source (Register 42h/ADCLK) is AUXIN0, AUXIN1 or AUXIN2. This specification is applied for SCK with a frequency less than 25 MHz. Figure 16. Audio Data Interface Timing (Master Mode: BCK and LRCK Work as Outputs) Audio Interface Format The ADC of the PCM9211 supports the following interface formats in both slave and master modes: • 24-bit I2S format • 24-bit Left-Justified format • 24-bit Right-Justified format • 16-bit Right-Justified format All formats are provided twos complement, MSB first. ADC interface formats are set using Register 48h. ADC and Synchronization with Other Clocks The PCM9211 operates under the system clock (SCKI) and the audio sampling clock (LRCK). The PCM9211 does not require a specific phase relationship between audio interface clocks (LRCK, BCK) and the system clock (SCKI), but does require the synchronization in the frequency of LRCK, BCK and SCKI. This requirement allows SCKI to be provided elsewhere than from LRCK and BCK. LRCK and BCK require synchronization at all times. If the relationship between SCKI and LRCK changes more than ±6 BCKs as a result of jitter, a frequency change, and so forth, the internal operation of the ADC stops within 2/fS, and the digital output will be ZERO codes until resynchronization between SCKI and LRCK and BCK is completed. Real data begin to be generated a period of tADCDLY3 later. Changes or drift less than ±5 BCKs do not cause any issues with the device. Figure 17 shows the ADC digital output when synchronization is lost. The ADC output, DOUT, maintains its previous state if the system clock stops. Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 23 Product Folder Link(s): PCM9211 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
