Electronic Components Datasheet Search
  English  ▼

X  

AD9516-5PCBZ Datasheet(PDF) 30 Page - Analog Devices

Part # AD9516-5PCBZ
Description  14-Output Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9516-5PCBZ Datasheet(HTML) 30 Page - Analog Devices

Back Button AD9516-5PCBZ Datasheet HTML 26Page - Analog Devices AD9516-5PCBZ Datasheet HTML 27Page - Analog Devices AD9516-5PCBZ Datasheet HTML 28Page - Analog Devices AD9516-5PCBZ Datasheet HTML 29Page - Analog Devices AD9516-5PCBZ Datasheet HTML 30Page - Analog Devices AD9516-5PCBZ Datasheet HTML 31Page - Analog Devices AD9516-5PCBZ Datasheet HTML 32Page - Analog Devices AD9516-5PCBZ Datasheet HTML 33Page - Analog Devices AD9516-5PCBZ Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 76 page
background image
AD9516-5
Rev. A | Page 30 of 76
Automatic revertive switchover relies on the REFMON pin to
indicate when REF1 disappears. By programming Register 0x01B =
0xF7 and Register 0x01C = 0x26, the REFMON pin is programmed
to be high when REF1 is invalid, which commands the switch to
REF2. When REF1 is valid again, the REFMON pin goes low, and
the part again locks to REF1. The STATUS pin can also be used
for this function, and REF2 can be used as the preferred reference.
A switchover deglitch feature ensures that the PLL does not receive
rising edges that are far out of alignment with the newly selected
reference. Automatic nonrevertive switching is not supported.
Reference Divider R
The reference inputs are routed to the reference divider, R.
R (a 14-bit counter) can be set to any value from 0 to 16,383 by
writing to Register 0x011 and Register 0x012. (Both R = 0 and
R = 1 give divide-by-1.) The output of the R divider goes to one
of the PFD inputs to be compared with the VCO frequency divided
by the N divider. The frequency applied to the PFD must not
exceed the maximum allowable frequency, which depends on
the antibacklash pulse setting (see Table 2).
The R counter has its own reset. The R counter can be reset via
the shared reset bit of the R, A, and B counters. It can also be
reset by a SYNC operation.
VCXO/VCO Feedback Divider N—P, A, B
The N divider is a combination of a prescaler (P) and two
counters, A and B. The total divider value is
N = (P × B) + A
where P can be 2, 4, 8, 16, or 32.
Prescaler
The prescaler of the AD9516 allows for two modes of operation:
a fixed divide (FD) mode of 1, 2, or 3, and a dual modulus (DM)
mode where the prescaler divides by P and (P + 1) {2 and 3, 4
and 5, 8 and 9, 16 and 17, or 32 and 33}. The prescaler modes
of operation are given in Table 49, Register 0x016[2:0]. Not all
modes are available at all frequencies (see Table 2).
When operating the AD9516 in dual modulus mode, P/(P + 1),
the equation used to relate the input reference frequency to the
VCO output frequency is
fVCO = (fREF/R) × (P × B + A) = fREF × N/R
However, when operating the prescaler in FD Mode 1,
FD Mode 2, or FD Mode 3, the A counter is not used (A = 0)
and the equation simplifies to
fVCO = (fREF/R) × (P × B) = fREF × N/R
When A = 0, the divide is a fixed divide of P = 2, 4, 8, 16, or 32,
in which case, the previous equation also applies.
By using combinations of DM and FD modes, the AD9516
can achieve values of N all the way down to N = 1 and up to N =
26,2175. Table 24 shows how a 10 MHz reference input can be
locked to any integer multiple of N.
Table 24. Using a 10 MHz Reference to Generate Different VCO Frequencies
fREF (MHz)
R
P
A
B
N
fVCO (MHz)
Mode
Conditions/Comments
10
1
1
X1
1
1
10
FD
P = 1, B = 1 (A and B counters are bypassed).
10
1
2
X1
1
2
20
FD
P = 2, B = 1 (A and B counters are bypassed).
10
1
1
X1
3
3
30
FD
A counter is bypassed.
10
1
1
X1
4
4
40
FD
A counter is bypassed.
10
1
1
X1
5
5
50
FD
A counter is bypassed.
10
1
2
X1
3
6
60
FD
A counter is bypassed.
10
1
2
0
3
6
60
DM
10
1
2
1
3
7
70
DM
Maximum frequency into prescaler in P = 2/3 mode is 200 MHz.
If N = 7 or N = 11 is desired for prescaler input frequency of 200 MHz
to 300 MHz, use P = 1, and N = 7 or 11, respectively.
10
1
2
2
3
8
80
DM
10
1
2
1
4
9
90
DM
10
1
8
6
18
150
1500
DM
10
1
8
7
18
151
1510
DM
10
1
16
7
9
151
1510
DM
10
10
32
6
47
1510
1510
DM
10
1
8
0
25
200
2000
DM
10
1
16
14
16
270
2700
DM
P = 8 is not allowed (2700 ÷ 8 > 300 MHz).
P = 32 is not allowed (A > B not allowed).
10
10
32
22
84
2710
2710
DM
P = 32, A = 22, B = 84.
P = 16 is also permitted.
1 X = don’t care.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com