| Electronic Components Datasheet Search |
|
AD9516-5PCBZ Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9516-5PCBZ Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 76 page ![]() AD9516-5 Rev. A | Page 16 of 76 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS PIN 1 INDICATOR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 VS REFMON LD VCP CP STATUS REF_SEL SYNC NC NC VS VS CLK CLK NC SCLK OUT6 (OUT6A) OUT6 (OUT6B) OUT7 (OUT7A) OUT7 (OUT7B) GND OUT2 OUT2 VS_LVPECL OUT3 OUT3 VS GND OUT9 (OUT9B) OUT9 (OUT9A) OUT8 (OUT8B) OUT8 (OUT8A) 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 AD9516-5 TOP VIEW (Not to Scale) LVPECL LVPECL LVPECL LVPECL NOTES 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. 2. EXPOSED DIE PAD MUST BE CONNECTED TO GND. Figure 6. Pin Configuration Table 17. Pin Function Descriptions Pin No. Input/ Output Pin Type Mnemonic Description 1, 11, 12, 30, 31, 32, 38, 49, 50, 51, 57, 60, 61 I Power VS 3.3 V Power Pins. 2 O 3.3 V CMOS REFMON Reference Monitor (Output). This pin has multiple selectable outputs; see Table 49, Register 0x01B. 3 O 3.3 V CMOS LD Lock Detect (Output). This pin has multiple selectable outputs; see Table 49, Register 0x01A. 4 I Power VCP Power Supply for Charge Pump (CP); VS ≤ VCP ≤ 5.25 V. 5 O Loop filter CP Charge Pump (Output). This pin connects to an external loop filter. This pin can be left unconnected if the PLL is not used. 6 O 3.3 V CMOS STATUS Status (Output). This pin has multiple selectable outputs; see Table 49, Register 0x017. 7 I 3.3 V CMOS REF_SEL Reference Select. Selects REF1 (low) or REF2 (high). This pin has an internal 30 kΩ pull-down resistor. 8 I 3.3 V CMOS SYNC Manual Synchronizations and Manual Holdover. This pin initiates a manual synchronization and is also used for manual holdover. Active low. This pin has an internal 30 kΩ pull-up resistor. 9, 10, 15, 18, 19, 20 N/A NC NC No Connection. These pins can be left floating. Along with CLK, this is the differential input for the clock distribution section. 13 I Differential clock input CLK 14 I Differential clock input CLK Along with CLK, this is the differential input for the clock distribution section. If a single-ended input is connected to the CLK pin, connect a 0.1 μF bypass capacitor from CLK to ground. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |