AD9516-5PCBZ datasheet(5/76 Pages) AD

5 / 76 page

AD9516-5

Rev. A | Page 5 of 76

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

PRESCALER (PART OF N DIVIDER)

See the VCXO/VCO Feedback Divider N—P, A, B section

Prescaler Input Frequency

P = 1 FD

300

MHz

P = 2 FD

600

MHz

P = 3 FD

900

MHz

P = 2 DM (2/3)

200

MHz

P = 4 DM (4/5)

1000

MHz

P = 8 DM (8/9)

2400

MHz

P = 16 DM (16/17)

3000

MHz

P = 32 DM (32/33)

3000

MHz

Prescaler Output Frequency

300

MHz

A, B counter input frequency (prescaler input frequency

divided by P)

PLL DIVIDER DELAYS

000

Off

001

330

010

440

011

550

100

660

101

770

110

880

111

990

NOISE CHARACTERISTICS

In-Band Phase Noise of the Charge

Pump/Phase Frequency Detector

(In-Band Is Within the LBW of the PLL)

The PLL in-band phase noise floor is estimated by

measuring the in-band phase noise at the output of

the VCO and subtracting 20 log(N) (where N is the

value of the N divider)

At 500 kHz PFD Frequency

−165

dBc/Hz

At 1 MHz PFD Frequency

−162

dBc/Hz

At 10 MHz PFD Frequency

−151

dBc/Hz

At 50 MHz PFD Frequency

−143

dBc/Hz

PLL Figure of Merit (FOM)

−220

dBc/Hz

Reference slew rate > 0.25 V/ns; FOM + 10 log(fPFD) is

an approximation of the PFD/CP in-band phase noise

(in the flat region) inside the PLL loop bandwidth; when

running closed-loop, the phase noise, as observed at

the VCO output, is increased by 20 log(N)

PLL DIGITAL LOCK DETECT WINDOW2

Signal available at the LD, STATUS, and REFMON pins

when selected by appropriate register settings

Required to Lock (Coincidence of Edges)

Selected by Register 0x017[1:0] and Register 0x018[4]

Low Range (ABP 1.3 ns, 2.9 ns)

3.5

High Range (ABP 1.3 ns, 2.9 ns)

7.5

High Range (ABP 6.0 ns)

3.5

To Unlock After Lock (Hysteresis)2

Low Range (ABP 1.3 ns, 2.9 ns)

High Range (ABP 1.3 ns, 2.9 ns)

High Range (ABP 6.0 ns)

1 The REFIN and REFIN self-bias points are offset slightly to avoid chatter on an open input condition.

2 For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

AD9516-5PCBZ Datasheet(PDF) 5 Page - Analog Devices

AD9516-5PCBZ Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL