AD9516-5PCBZ datasheet(71/76 Pages) AD

71 / 76 page

AD9516-5

Rev. A | Page 71 of 76

APPLICATIONS INFORMATION

Considering an ideal ADC of infinite resolution, where the step

size and quantization error can be ignored, the available SNR

can be expressed approximately by

FREQUENCY PLANNING USING THE AD9516

The AD9516 is a highly flexible PLL. When choosing the PLL

settings and version of the AD9516, keep in mind the following

guidelines.

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛

SNR

log

(dB)

The AD9516 has the following four frequency dividers: the

reference (or R) divider, the feedback (or N) divider, the VCO

divider, and the channel divider. When trying to achieve a

particularly difficult frequency divide ratio requiring a large

amount of frequency division, some of the frequency division

can be done by either the VCO divider or the channel divider,

thus allowing a higher phase detector frequency and more

flexibility in choosing the loop bandwidth.

where:

fA is the highest analog frequency being digitized.

tJ is the rms jitter on the sampling clock.

Figure 58 shows the required sampling clock jitter as a function

of the analog frequency and effective number of bits (ENOB).

fA (MHz)

100

110

= 100f

200f

400f

1ps

2ps

10ps

SNR = 20log

2πfAtJ

Within the AD9516 family, lower VCO frequencies generally

result in slightly lower jitter. The difference in integrated jitter

(from 12 kHz to 20 MHz offset) for the same output frequency is

usually less than 150 fs over the entire VCO frequency range

(1.45 GHz to 2.95 GHz) of the AD9516 family. If the desired

frequency plan can be achieved with a version of the AD9516

that has a lower VCO frequency, choosing the lower frequency

part results in the lowest phase noise and the lowest jitter. However,

choosing a higher VCO frequency may result in more flexibility

in frequency planning.

Choosing a nominal charge pump current in the middle of the

allowable range as a starting point allows the designer to increase or

decrease the charge pump current and, thus, allows the designer

to fine-tune the PLL loop bandwidth in either direction.

Figure 58. SNR and ENOB vs. Analog Input Frequency

See the AN-756 Application Note, Sampled Systems and the Effects

of Clock Phase Noise and Jitter; and the AN-501 Application Note,

Aperture Uncertainty and ADC System Performance, at

www.analog.com.

ADIsimCLK is a powerful PLL modeling tool that can be

downloaded from www.analog.com. It is a very accurate tool for

determining the optimal loop filter for a given application.

USING THE AD9516 OUTPUTS FOR ADC CLOCK

APPLICATIONS

Many high performance ADCs feature differential clock inputs

to simplify the task of providing the required low jitter clock on

a noisy PCB. (Distributing a single-ended clock on a noisy PCB

may result in coupled noise on the sample clock. Differential

distribution has inherent common-mode rejection that can

provide superior clock performance in a noisy environment.)

The AD9516 features both LVPECL and LVDS outputs that

provide differential clock outputs, which enable clock solutions that

maximize converter SNR performance. The input requirements of

the ADC (differential or single-ended, logic level, and termination)

should be considered when selecting the best clocking/converter

solution.

Any high speed ADC is extremely sensitive to the quality of its

sampling clock. An ADC can be thought of as a sampling mixer,

and any noise, distortion, or timing jitter on the clock is combined

with the desired signal at the analog-to-digital output. Clock

integrity requirements scale with the analog input frequency

and resolution, with higher analog input frequency applications

at ≥14-bit resolution being the most stringent. The theoretical

SNR of an ADC is limited by the ADC resolution and the jitter

on the sampling clock.

AD9516-5PCBZ Datasheet(PDF) 71 Page - Analog Devices

AD9516-5PCBZ Datasheet(HTML) 71 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL