Electronic Components Datasheet Search
  English  ▼

X  

AD9516-5PCBZ Datasheet(PDF) 25 Page - Analog Devices

Part # AD9516-5PCBZ
Description  14-Output Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9516-5PCBZ Datasheet(HTML) 25 Page - Analog Devices

Back Button AD9516-5PCBZ Datasheet HTML 21Page - Analog Devices AD9516-5PCBZ Datasheet HTML 22Page - Analog Devices AD9516-5PCBZ Datasheet HTML 23Page - Analog Devices AD9516-5PCBZ Datasheet HTML 24Page - Analog Devices AD9516-5PCBZ Datasheet HTML 25Page - Analog Devices AD9516-5PCBZ Datasheet HTML 26Page - Analog Devices AD9516-5PCBZ Datasheet HTML 27Page - Analog Devices AD9516-5PCBZ Datasheet HTML 28Page - Analog Devices AD9516-5PCBZ Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 76 page
background image
AD9516-5
Rev. A | Page 25 of 76
THEORY OF OPERATION
PROGRAMMABLE
N DELAY
REFIN (REF1)
REFIN (REF2)
CLK
CLK
REF1
REF2
AD9516-5
STATUS
STATUS
R
DIVIDER
VCO STATUS
PROGRAMMABLE
R DELAY
REFERENCE
SWITCHOVER
REF_SEL
CPRSET VCP
VS
GND
RSET
DISTRIBUTION
REFERENCE
REFMON
CP
STATUS
LD
P, P + 1
PRESCALER
A/B
COUNTERS
N DIVIDER
PHASE
FREQUENCY
DETECTOR
LOCK
DETECT
CHARGE
PUMP
HOLD
OUT0
OUT1
OUT0
OUT1
LVPECL
DIVIDE BY
1 TO 32
OUT2
OUT3
OUT2
OUT3
LVPECL
DIVIDE BY
1 TO 32
OUT4
OUT5
OUT4
OUT5
LVPECL
DIVIDE BY
1 TO 32
DIVIDE BY
1 TO 32
LVDS/CMOS
OUT6 (OUT6A)
OUT6 (OUT6B)
∆t
OUT7 (OUT7A)
OUT7 (OUT7B)
∆t
DIVIDE BY
1 TO 32
DIVIDE BY
1 TO 32
LVDS/CMOS
OUT8 (OUT8A)
OUT8 (OUT8B)
∆t
OUT9 (OUT9A)
OUT9 (OUT9B)
∆t
DIVIDE BY
1 TO 32
0
1
DIVIDE BY
2, 3, 4, 5, OR 6
PD
SYNC
RESET
SCLK
SDIO
SDO
CS
DIGITAL
LOGIC
SERIAL
CONTROL
PORT
Figure 33. Clock Distribution or External VCO < 1600 MHz (Mode 1)
OPERATIONAL CONFIGURATIONS
The AD9516 can be configured in several ways. These
configurations must be set up by loading the control registers
(see Table 47 and Table 48 through Table 57). Each section or
function must be individually programmed by setting the
appropriate bits in the corresponding control register or registers.
Mode 1—Clock Distribution or External VCO < 1600 MHz
Mode 1 bypasses the VCO divider. Mode 1 can be used only
with an external clock source of <1600 MHz, due to the maximum
input frequency allowed at the channel dividers.
For clock distribution applications where the external clock is less
than 1600 MHz, use the register settings shown in Table 18.
Table 18. Settings for Clock Distribution < 1600 MHz
Register
Description
0x010[1:0] = 01b
PLL asynchronous power-down (PLL off )
0x1E1[0] = 1b
Bypass the VCO divider as source for
distribution section
When using the internal PLL with an external VCO of <1600 MHz,
the PLL must be turned on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com