Electronic Components Datasheet Search
  English  ▼

X  

AD9516-5PCBZ Datasheet(PDF) 9 Page - Analog Devices

Part # AD9516-5PCBZ
Description  14-Output Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9516-5PCBZ Datasheet(HTML) 9 Page - Analog Devices

Back Button AD9516-5PCBZ Datasheet HTML 5Page - Analog Devices AD9516-5PCBZ Datasheet HTML 6Page - Analog Devices AD9516-5PCBZ Datasheet HTML 7Page - Analog Devices AD9516-5PCBZ Datasheet HTML 8Page - Analog Devices AD9516-5PCBZ Datasheet HTML 9Page - Analog Devices AD9516-5PCBZ Datasheet HTML 10Page - Analog Devices AD9516-5PCBZ Datasheet HTML 11Page - Analog Devices AD9516-5PCBZ Datasheet HTML 12Page - Analog Devices AD9516-5PCBZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 76 page
background image
AD9516-5
Rev. A | Page 9 of 76
CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER USED)
Table 8.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL OUTPUT ADDITIVE TIME JITTER
Distribution section only; does not include PLL;
uses rising edge of clock signal
CLK = 2.4 GHz; VCO Div = 2; LVPECL = 100 MHz;
Divider = 12; Duty-Cycle Correction = Off
210
fs rms
Calculated from SNR of ADC method
LVDS OUTPUT ADDITIVE TIME JITTER
Distribution section only; does not include PLL;
uses rising edge of clock signal
CLK = 2.4 GHz; VCO Div = 2; LVDS = 100 MHz;
Divider = 12; Duty-Cycle Correction = Off
285
fs rms
Calculated from SNR of ADC method
CMOS OUTPUT ADDITIVE TIME JITTER
Distribution section only; does not include PLL;
uses rising edge of clock signal
CLK = 2.4 GHz; VCO Div = 2; CMOS = 100 MHz;
Divider = 12; Duty-Cycle Correction = Off
350
fs rms
Calculated from SNR of ADC method
DELAY BLOCK ADDITIVE TIME JITTER
Table 9.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DELAY BLOCK ADDITIVE TIME JITTER1
Incremental additive jitter
100 MHz Output
Delay (1600 μA, 0x1C) Fine Adjust 000000b
0.54
ps rms
Delay (1600 μA, 0x1C) Fine Adjust 101111b
0.60
ps rms
Delay (800 μA, 0x1C) Fine Adjust 000000b
0.65
ps rms
Delay (800 μA, 0x1C) Fine Adjust 101111b
0.85
ps rms
Delay (800 μA, 0x4C) Fine Adjust 000000b
0.79
ps rms
Delay (800 μA, 0x4C) Fine Adjust 101111b
1.2
ps rms
Delay (400 μA, 0x4C) Fine Adjust 000000b
1.2
ps rms
Delay (400 μA, 0x4C) Fine Adjust 101111b
2.0
ps rms
Delay (200 μA, 0x1C) Fine Adjust 000000b
1.3
ps rms
Delay (200 μA, 0x1C) Fine Adjust 101111b
2.5
ps rms
Delay (200 μA, 0x4C) Fine Adjust 000000b
1.9
ps rms
Delay (200 μA, 0x4C) Fine Adjust 101111b
3.8
ps rms
1 This value is incremental; that is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter
should be added to this value using the root sum of the squares (RSS) method.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com