Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 281 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 281 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 277Page - STMicroelectronics UM0434 Datasheet HTML 278Page - STMicroelectronics UM0434 Datasheet HTML 279Page - STMicroelectronics UM0434 Datasheet HTML 280Page - STMicroelectronics UM0434 Datasheet HTML 281Page - STMicroelectronics UM0434 Datasheet HTML 282Page - STMicroelectronics UM0434 Datasheet HTML 283Page - STMicroelectronics UM0434 Datasheet HTML 284Page - STMicroelectronics UM0434 Datasheet HTML 285Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 281 / 390 page
background image
External core complex interfaces
UM0434
282/391
9.5.3
Address retraction
Address retraction is the process of replacing a request with a new unrelated one. Although
the AMBA AHB protocol requires an access request to remain driven unchanged once
presented on the bus, higher system performance may be obtained if this aspect of the
protocol is modified to allow an access request to be changed before being taken.
Figure 57 shows an example of address retraction during wait state operation. Signal
p_[d,i]_hready for the first request (addr
x) is not asserted during C2, so a wait state is
inserted during C3 until
p_[d,i]_hready is recognized.
Meanwhile, a subsequent request has been generated by the CPU for addry which is not
taken in C2 since the previous transaction is still outstanding. The address and transfer
attributes are retracted in cycle C3, and a new access request to addrz is requested and are
taken at the end of C3 because the previous access is completing. Data for addrx and a
ready/OKAY response is driven back by the slave device. In cycle C4, a request for addrw is
made. The request for access to addrw is taken at the end of C4; during C5, the data and a
ready/OKAY response is provided by the slave device. In cycle C5, no further accesses are
requested.
Figure 51.
Read transfer with Wait-State, address retraction
Figure 52 shows functional timing for a burst read with wait-state transfer where the second
beat to addr x+8 is retracted and replaced with a new burst transfer.
nonseq
nonseq
nonseq
idle
addr x
addr y
addr w
single
single
single
data x
data z
data w
okay
okay
okay
okay
okay
Read with wait-state, address retraction
12
34
5
6
m_clk
p_htrans
p_addr,p_hprot
p_hsize,
p_hbstrb, etc
p_hburst
p_hunalign
p_hwrite
p_hrdata
p_hwdata
p_hready
p_hresp
addr z
nonseq



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com