Electronic Components Datasheet Search
  English  ▼

X  

UM0434 Datasheet(PDF) 311 Page - STMicroelectronics

Part # UM0434
Description  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 Datasheet(HTML) 311 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 307Page - STMicroelectronics UM0434 Datasheet HTML 308Page - STMicroelectronics UM0434 Datasheet HTML 309Page - STMicroelectronics UM0434 Datasheet HTML 310Page - STMicroelectronics UM0434 Datasheet HTML 311Page - STMicroelectronics UM0434 Datasheet HTML 312Page - STMicroelectronics UM0434 Datasheet HTML 313Page - STMicroelectronics UM0434 Datasheet HTML 314Page - STMicroelectronics UM0434 Datasheet HTML 315Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 311 / 390 page
background image
Debug support
UM0434
312/391
OnCE command register (OCMD)
The OnCE command register (OCMD) is a 10-bit shift register that receives its serial data
from the TDI pin and serves as the instruction register (IR). It holds the 10-bit commands to
be used as input for the OnCE decoder. OCMD is shown in
Table 202. It is updated when
the TAP controller enters the Update-IR state. It contains fields for controlling access to a
resource, as well as controlling single-step operation and exit from OnCE mode.
Although OCMD is updated during the Update-IR TAP controller state, the corresponding
resource is accessed in the DR scan sequence of the TAP controller, and as such, the
Update-DR state must be transitioned through for an access to occur. In addition, the
Update-DR state must also be transitioned through in order for the single-step and/or exit
functionality to be performed, even though the command appears to have no data resource
requirement associated with it.
Table 202 describes OCMD fields.
.
3
RESET
Reset mode. Reflects the inverted logic level on the CPU
p_reset_b input after
capture by
j_tclk.
4HALT
Halt mode. Reflects the logic level on the CPU
p_halted output after capture by
j_tclk.
5STOP
Stop mode. Reflects the logic level on the CPU
p_stopped output after capture by
j_tclk.
6DEBUG
Debug mode. Set once the CPU is in debug mode. It is negated once the CPU
exits debug mode (even during a debug session).
7
—
Reserved, set to 0
8
—
Reserved, set to 0 for 1149.1 compliance
9
—
Reserved, set to 1 for 1149.1 compliance
Table 201.
OCMD fields
01
2
3
9
Field
R/W
GO
EX
RS
Reset
0b10_0000_0010 on assertion of
j_trst_b or m_por or while in test-logic-reset state
Table 200.
OSR field descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com