Electronic Components Datasheet Search
  English  ▼

X  

UPD17015 Datasheet(PDF) 52 Page - NEC

Part # UPD17015
Description  4-BIT SINGLE-CHIP MICROCONTROLLER FOR PORTABLE RADIOS
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD17015 Datasheet(HTML) 52 Page - NEC

Back Button UPD17015 Datasheet HTML 48Page - NEC UPD17015 Datasheet HTML 49Page - NEC UPD17015 Datasheet HTML 50Page - NEC UPD17015 Datasheet HTML 51Page - NEC UPD17015 Datasheet HTML 52Page - NEC UPD17015 Datasheet HTML 53Page - NEC UPD17015 Datasheet HTML 54Page - NEC UPD17015 Datasheet HTML 55Page - NEC UPD17015 Datasheet HTML 56Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 120 page
background image
52
µPD17015
11.2.2
Functions
The input switching block and programmable divider select the input pin and division method to be used by the
PLL frequency synthesizer.
Either the VCOH or VCOL pin can be selected as the input pin.
The selected pin will have an intermediate potential (about half of VDD).
The input to the pin is provided by an AC amplifier. The DC element should be eliminated from the input signal
by connecting a capacitor in series with the pin.
As the division method, either direct division or pulse swallow can be selected.
The programmable divider divides the signal input by means of the selected division method, using the division
ratio set by the swallow counter and programmable counter.
Table 11-1 lists the division methods and input pins (VCOH and VCOL pins) to be used.
The input pin and division method to be used are selected according to the PLLMD0 and PLLMD1 flags of the
PLL mode select register.
Fig. 11-3 shows the configuration of the PLL mode select register, together with its functions.
The division ratio of the programmable divider is set by the PLL data register via data buffers.
Section 11.2.3 describes the programmable divider and PLL data register.
Table 11-1 Input Pins and Division Methods
Division method
Pin used
Input frequency
Input amplitude
Possible division ratio
Division ratio that can be
range (MHz)
(Vp-p)
set in the data buffers
Direct division
VCOL
0.5 to 8
0.2
16 to 212 – 1
010
×H - FFF×H
(MF)
(
×: Don’t care about
low-order 4 bits.)
Pulse swallow
VCOL
6 to 55
0.2
256 to 216 – 1
0100H-FFFFH
(HF)
Pulse swallow
VCOH
40 to 220
0.2
256 to 216 – 1
0100H-FFFFH
(VHF)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com