Electronic Components Datasheet Search
  English  ▼

X  

UPD17015 Datasheet(PDF) 91 Page - NEC

Part # UPD17015
Description  4-BIT SINGLE-CHIP MICROCONTROLLER FOR PORTABLE RADIOS
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD17015 Datasheet(HTML) 91 Page - NEC

Back Button UPD17015 Datasheet HTML 87Page - NEC UPD17015 Datasheet HTML 88Page - NEC UPD17015 Datasheet HTML 89Page - NEC UPD17015 Datasheet HTML 90Page - NEC UPD17015 Datasheet HTML 91Page - NEC UPD17015 Datasheet HTML 92Page - NEC UPD17015 Datasheet HTML 93Page - NEC UPD17015 Datasheet HTML 94Page - NEC UPD17015 Datasheet HTML 95Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 120 page
background image
91
µPD17015
15. RESET
The reset function is used to initialize device operation.
15.1
OUTLINE OF RESET FUNCTION
Fig. 15-1 outlines the reset block.
To reset a device, apply one of the following methods, as necessary.
1
Power-on reset : Reset by applying supply voltage VDD
2
CE reset
: Reset with the CE pin
Power-on reset is applied when VDD rises from a certain voltage.
CE reset is applied when the level of the CE pin goes from low to high.
The main differences between power-on reset and CE reset are the initial values of the peripheral control register
and the operation of the power failure detection circuit, as described in Section 15.5.
Power-on reset and CE reset are controlled by the reset signals (IRES, RES, or RESET signal) output from the
reset control circuit shown in Fig. 15-1.
Table 15-1 indicates the relationship between the internal reset signal and each reset.
Fig. 15-1 Outline of the Reset Block
IRES
RESET
RES
Q
R
S
X
OUT
X
IN
V
DD
CE
Power failure detection block
Timer block
Frequency
divider
BTM0CY flag read
Basic timer 0
STOP s
instruction
Basic timer 0 carry
disable flip-flop
Voltage
detection
circuit
Rising edge
detection
circuit
Power-on clear signal (POC)
Reset
control circuit
STOP instruction
Forced halt of release
by BTM0CY flag
Peripheral control register
System register
Stack
Program counter
Table 15-1 Relationship Between Internal Reset Signal and Each Reset
Output signal
Internal reset signal
At CE reset
At power-
At clock-stop
Contents controlled by each reset signal
on reset
IRES
×
q
q
q
q
Forces the device into the halt state.
The halt state is released by the setting of the
BTM0CY flag.
RES
×
q
q
q
q
Initializes some peripheral control registers.
RESET
q
q
q
q
q
q
Initializes the program counter, stack, system
register, and some peripheral control registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com