 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM3874 Datasheet(PDF) 212 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3874 Datasheet(HTML) 212 Page - Texas Instruments |
|
|
212 / 361 page  AM3874, AM3871 SPRS695C – SEPTEMBER 2011 – REVISED DECEMBER 2013 www.ti.com 8.4 EDMA The EDMA controller handles all data transfers between memories and the device slave peripherals on the device. These data transfers include cache servicing, non-cacheable memory accesses, user- programmed data transfers, and host accesses. 8.4.1 EDMA Channel Synchronization Events The EDMA Channel controller supports up to 64 channels that service peripherals and memory. Each EDMA channel is mapped to a defaul EDMA synchronization event as shown in Table 8-3. By default, each event uses the parameter entry that matches its event number. However, because the device includes a channel mapping feature, each event may be mapped to any of 512 parameter table entries. For more detailed information, see the Enhanced Direct Memory Access Controller chapter of the AM387x Sitara™ ARM Processors Technical Reference Manual (Literature Number: SPRUGZ7). Table 8-3. EDMA Default Synchronization Events EVENT DEFAULT DEFAULT EVENT DESCRIPTION NUMBER EVENT NAME 0-1 – Reserved 2 SDTXEVT1 SD1 Transmit 3 SDRXEVT1 SD1 Receive 4-7 – Reserved 8 AXEVT0 McASP0 Transmit 9 AREVT0 McASP0 Receive 10 AXEVT1 McASP1 Transmit 11 AREVT1 McASP1 Receive 12 AXEVT2 McASP2 Transmit 13 AREVT2 McASP2 Receive 14 BXEVT McBSP Transmit 15 BREVT McBSP Receive 16 SPI0XEVT0 SPI0 Transmit 0 17 SPI0REVT0 SPI0 Receive 0 18 SPI0XEVT1 SPI0 Transmit 1 19 SPI0REVT1 SPI0 Receive 1 20 SPI0XEVT2 SPI0 Transmit 2 21 SPI0REVT2 SPI0 Receive 2 22 SPI0XEVT3 SPI0 Transmit 3 23 SPI0REVT3 SPI0 Receive 3 24 SDTXEVT0 SD0 Transmit 25 SDRXEVT0 SD0 Receive 26 UTXEVT0 UART0 Transmit 27 URXEVT0 UART0 Receive 28 UTXEVT1 UART1 Transmit 29 URXEVT1 UART1 Receive 30 UTXEVT2 UART2 Transmit 31 URXEVT2 UART2 Receive 32-35 – Reserved 36 ISS_DMA_REQ1 ISS Event 1 37 ISS_DMA_REQ2 ISS Event 2 38 ISS_DMA_REQ3 ISS Event 3 39 ISS_DMA_REQ4 ISS Event 4 40 CAN_IF1DMA DCAN0 IF1 212 Peripheral Information and Timings Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM3874 AM3871 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
