| Electronic Components Datasheet Search |
|
Z80 Datasheet(PDF) 158 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z80 Datasheet(HTML) 158 Page - Zilog, Inc. |
|
158 / 330 page ![]() <%27 2GTKRJGTCNU 7UGT /CPWCN UM008101-0601 Direct Memory Access The event sequences for SIO-DMA transfers are described in Table 17 and Table 18. Table 17. Receive Event Sequence Event Inter-event delay (clock periods) SIO receives last bit of character 10-13 latency SIO RDY becomes active 2 latency DMA asserts BUSREQ 1-5 latency Current CPU machine cycle ends 1 latency, bus occupancy CPU asserts BUSACK 4 latency, bus occupancy DMA I/O read cycle begins 4 latency, bus occupancy DMA memory write cycle begins 2 bus occupancy DMA terminates BUSREQ 1 bus occupancy DMA memory write cycle ends 1 bus occupancy CPU terminates BUSACK and regains control of bus 1 bus occupancy Note: Latency (delay from reception of final data bit to reading of received data) is 22 to 29 clock periods. The system bus is occupied by the DMA for 13 clock periods per byte transferred. Table 18. Transmit Event Sequence Event Inter-event delay (clock periods) SIO transmits last bit of character 5-6 latency SIO RDY becomes true 2 latency DMA asserts BUSREQ 1-5 latency Current CPU machine cycle ends 1 latency, bus occupancy CPU asserts BUSACK 4 latency, bus occupancy DMA memory read cycle begins 3 latency, bus occupancy |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |