Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 162 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 162 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 158Page - Zilog, Inc. Z80 Datasheet HTML 159Page - Zilog, Inc. Z80 Datasheet HTML 160Page - Zilog, Inc. Z80 Datasheet HTML 161Page - Zilog, Inc. Z80 Datasheet HTML 162Page - Zilog, Inc. Z80 Datasheet HTML 163Page - Zilog, Inc. Z80 Datasheet HTML 164Page - Zilog, Inc. Z80 Datasheet HTML 165Page - Zilog, Inc. Z80 Datasheet HTML 166Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

the Z80 bus, to function. These functions are described in the following
sections, and design solutions are offered:
• Bus request/release mechanisms
• Bus characteristics
• Interrupt request, acknowledge, and return
Bus Request/Release Mechanisms
The most fundamental characteristic that distinguishes the Z80 DMA from
other monolithic DMACs is its full control of the system bus during its
active state. Therefore, processors using the DMA must be able to give up
control of the system bus, including address, data, and the control lines
MREQ,IORQ,RD,and WR (or their equivalents). Some processors have
no mechanism for freeing the bus. Others, including the 6800, have rudi-
mentary bus control facilities, but because of their internal dynamic logic
implementations, cannot relinquish control for indefinite periods of time.
This makes them difficult to interface to the DMA.
Many popular microprocessor CPUs, however, do have adequate bus
control facilities, and some are very similar to the Z80 BUSREQ and
BUSACK signals. For instance, the 8080, 8085, and 8086 signals HOLD
and HLDA are very close approximations.
The active levels of HOLD and HLDA are positive rather than negative,
and variations exist in timing. But the use of HOLD and HLDA allows the
address and data bus drivers to be put into their high-impedance states. In
8080 systems using an 8238 to demultiplex commands, the MEMW,
MEMR,IOW, and IOR control lines can be floated using the BUSEN
input. With the 8085, a tristate decoder allows decode or disable corre-
sponding signals. The 8086 and its support chips also tristate their control
signals when HLDA is active.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com