Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 159 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 159 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 155Page - Zilog, Inc. Z80 Datasheet HTML 156Page - Zilog, Inc. Z80 Datasheet HTML 157Page - Zilog, Inc. Z80 Datasheet HTML 158Page - Zilog, Inc. Z80 Datasheet HTML 159Page - Zilog, Inc. Z80 Datasheet HTML 160Page - Zilog, Inc. Z80 Datasheet HTML 161Page - Zilog, Inc. Z80 Datasheet HTML 162Page - Zilog, Inc. Z80 Datasheet HTML 163Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access

In an interrupt-driven CPU transfer scheme, the SIO must interrupt the CPU
whenever it has received a character or needs another character to transmit.
A very short benchmark service routine, which assumes the exclusive use of
the Z80 CPU’s alternate register set for SIO interrupt handling, is provided
below.The numbers in parentheses are clock periods per instruction.
Before the service routine can be executed, the CPU must have its inter-
rupts enabled, finish its current instruction, and execute an interrupt
acknowledge cycle (19 clock periods). This optimistic benchmark takes at
least 68 clock periods per byte transferred, and severely restricts CPU
activity by permanently occupying the alternate register set.
To compare these transfer methods, the ratios of clock cycles used per
Kbaud to clock cycles available per second can be calculated. These
DMA I/O write cycle begins
3
latency, bus occupancy
DMA terminates BUSREQ
1
latency, bus occupancy
DMA I/O write cycle ends
1
latency, bus occupancy
CPU terminates BUSACK and
regains control of bus
1
bus occupancy
SIOSVC:
EXX
; get transfer parameters
(4)
OUTI
; transfer a byte,
; update parameters
(16)
JRZ,BLKEND
; test for end-of-block
(7)
EXX
; save parameters
(4)
EI
; reenable interrupts
(4)
RETI
(14)
Table 18. Transmit Event Sequence (Continued)
Event
Inter-event delay
(clock periods)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com