Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 201 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 201 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 197Page - Zilog, Inc. Z80 Datasheet HTML 198Page - Zilog, Inc. Z80 Datasheet HTML 199Page - Zilog, Inc. Z80 Datasheet HTML 200Page - Zilog, Inc. Z80 Datasheet HTML 201Page - Zilog, Inc. Z80 Datasheet HTML 202Page - Zilog, Inc. Z80 Datasheet HTML 203Page - Zilog, Inc. Z80 Datasheet HTML 204Page - Zilog, Inc. Z80 Datasheet HTML 205Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 330 page
background image
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Parallel Input/Output

Φ
System Clock (input). The Z80 PIO uses the standard Z80 system clock to
synchronize certain signals internally. This is a single phase clock.
M1
Machine Cycle One Signal from CPU (input, active Low). This signal
from the CPU is used as a sync pulse to control several internal PIO opera-
tions. When M1 is active and the RD signal is active, the Z80 CPU is
fetching an instruction from memory. Conversely, when M1 is active and
IORQ is active, the CPU is acknowledging an interrupt. In addition, the M1
signal has two other functions within the Z80 PIO.
1. M1 synchronizes the PIO interrupt logic.
2. When M1 occurs without an active RD or IORQ signal, the PIO logic
enters a reset state.
IORQ
Input/Output Request from Z80 CPU (input, activeLow). TheIORQ
signal is used in conjunction with the B/ A Select, C/D Select, CE,and
RD signals to transfer commands and data between the Z80 CPU and the
Z80PIO. WhenCE,RD,and IORQ are active, the port addressed by B/A
transfers data to the CPU (a read operation). Conversely, when CE and
IORQ areactivebut RD is not active, then the port addressed by B/A is
written to from the CPU with either data or control information as speci-
fied by the C/D Select signal. Also, if IORQ and M1 are active simulta-
neously, the CPU is acknowledging an interrupt and the interrupting port
automatically places its interrupt vector on the CPU data bus if it is the
highest priority device requesting an interrupt.
RD
Read Cycle Status from the Z80 CPU (input, active Low). If RD is active,
a MEMORY READ or I/O READ operation is in progress. The RD signal
is used with B/A Select, C/D Select, CE,and IORQ signals to transfer data
from the Z80 PIO to the Z80 CPU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com