Electronic Components Datasheet Search
  English  ▼

X  

Z80 Datasheet(PDF) 282 Page - Zilog, Inc.

Part # Z80
Description  Z80 CPU PERIPHERALS
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z80 Datasheet(HTML) 282 Page - Zilog, Inc.

Back Button Z80 Datasheet HTML 278Page - Zilog, Inc. Z80 Datasheet HTML 279Page - Zilog, Inc. Z80 Datasheet HTML 280Page - Zilog, Inc. Z80 Datasheet HTML 281Page - Zilog, Inc. Z80 Datasheet HTML 282Page - Zilog, Inc. Z80 Datasheet HTML 283Page - Zilog, Inc. Z80 Datasheet HTML 284Page - Zilog, Inc. Z80 Datasheet HTML 285Page - Zilog, Inc. Z80 Datasheet HTML 286Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 282 / 330 page
background image
<%27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Serial Input/Output
262
In all modes, characters are sent with the least-significant bits first. This
requires right justification of data to be transmitted when the word length is
less than eight bits. If the word length is five bits or less, use the special
technique described in “Write Register 5” on page 289.
Because the number of bits/character can be changed on-the-fly, the data
field can be filled with any number of bits. When used in conjunction with
the Receiver Residue codes, the Z80 SIO can receive a message that has a
variable I-field and retransmit it exactly as received with no previous infor-
mation about the character structure of the I-field (if any). A change in the
number of bits does not affect the character being shifted out. Characters
are sent with the number of bits programmed at the time that the character
is loaded from the transmit buffer to the transmitter.
If the External/Status Interrupt Enable is set, transmitter conditions, such as
“startingtosendCRC characters,”“starting to send flag characters,” and CTS
changing state, cause interrupts, having a unique vector if Status Affects
Vector is set. All interrupts can be disabled for operation in a polled mode.
Table 9 describes the typical program steps that implement the half-duplex
SDLC Transmit mode.
Table 9. SDLC Transmit Mode
Function
Typical Program Steps
Comments
Register Information loaded:
Initialize WR0
Channel Reset
Reset SIO
WR0
Pointer 2
WR2
Interrupt Vector
Channel B only
WR0
Pointer 3
WR3
Auto Enables
Transmitter sends data only after CTS is
detected
WR0
Pointer 4, Reset External/status
Interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com