Electronic Components Datasheet Search
  English  ▼

X  

AD7779 Datasheet(PDF) 73 Page - Analog Devices

Part # AD7779
Description  8-Channel, 24-Bit, Simultaneous Sampling ADC
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7779 Datasheet(HTML) 73 Page - Analog Devices

Back Button AD7779 Datasheet HTML 69Page - Analog Devices AD7779 Datasheet HTML 70Page - Analog Devices AD7779 Datasheet HTML 71Page - Analog Devices AD7779 Datasheet HTML 72Page - Analog Devices AD7779 Datasheet HTML 73Page - Analog Devices AD7779 Datasheet HTML 74Page - Analog Devices AD7779 Datasheet HTML 75Page - Analog Devices AD7779 Datasheet HTML 76Page - Analog Devices AD7779 Datasheet HTML 77Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 97 page
background image
Data Sheet
AD7779
Rev. 0 | Page 73 of 97
BUFFER CONFIGURATION 2 REGISTER
Address: 0x01A, Reset: 0xC0, Name: BUFFER_CONFIG_2
Reference buffer positive precharge
enable
DRegCap Overdrive Enable.
Reference buffer negative precharge
enable
AReg2Cap Overdrive Enable
AReg1Cap Overdrive Enable
0
0
1
0
2
0
3
0
4
0
5
0
6
1
7
1
[7] REFBUFP_PREQ (R/W)
[0] PDB_DLDO_OVRDRV (R/W)
[6] REFBUFN_PREQ (R/W)
[1] PDB_ALDO2_OVRDRV (R/W)
[5:3] RESERVED
[2] PDB_ALDO1_OVRDRV (R/W)
Table 70. Bit Descriptions for BUFFER_CONFIG_2
Bits
Bit Name
Settings
Description
Reset
Access
7
REFBUFP_PREQ
Reference Buffer Positive Precharge Enable
0x1
R/W
6
REFBUFN_PREQ
Reference Buffer Negative Precharge Enable
0x1
R/W
[5:3]
RESERVED
Reserved.
0x0
R/W
2
PDB_ALDO1_OVRDRV
AREG1CAP Overdrive Enable
0x0
R/W
1
PDB_ALDO2_OVRDRV
AREG2CAP Overdrive Enable
0x0
R/W
0
PDB_DLDO_OVRDRV
DREGCAP Overdrive Enable
0x0
R/W
CHANNEL 0 OFFSET UPPER BYTE REGISTER
Address: 0x01C, Reset: 0x00, Name: CH0_OFFSET_UPPER_BYTE
Com bined Offset register Channel 0
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
[7:0] CH0_OFFSET_ALL[23:16] (R/W)
Table 71. Bit Descriptions for CH0_OFFSET_UPPER_BYTE
Bits
Bit Name
Settings
Description
Reset
Access
[7:0]
CH0_OFFSET_ALL[23:16]
Combined Offset Register Channel 0
0x0
R/W
CHANNEL 0 OFFSET MIDDLE BYTE REGISTER
Address: 0x01D, Reset: 0x00, Name: CH0_OFFSET_MID_BYTE
Com bined Offs et regis ter Channel 0
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
[7:0] CH0_OFFSET_ALL[15:8] (R/W)
Table 72. Bit Descriptions for CH0_OFFSET_MID_BYTE
Bits
Bit Name
Settings
Description
Reset
Access
[7:0]
CH0_OFFSET_ALL[15:8]
Combined Offset Register Channel 0
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com