Electronic Components Datasheet Search
  English  ▼

X  

TAS3002 Datasheet(PDF) 13 Page - Texas Instruments

Part # TAS3002
Description  Digital Audio Processor With Codec
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TAS3002 Datasheet(HTML) 13 Page - Texas Instruments

Back Button TAS3002 Datasheet HTML 9Page - Texas Instruments TAS3002 Datasheet HTML 10Page - Texas Instruments TAS3002 Datasheet HTML 11Page - Texas Instruments TAS3002 Datasheet HTML 12Page - Texas Instruments TAS3002 Datasheet HTML 13Page - Texas Instruments TAS3002 Datasheet HTML 14Page - Texas Instruments TAS3002 Datasheet HTML 15Page - Texas Instruments TAS3002 Datasheet HTML 16Page - Texas Instruments TAS3002 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 74 page
background image
1–5
Table 1–1. TAS3002 Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
CAP_PLL
10
I
Loop filter for internal phase-locked loop (PLL)
CLKSEL
11
I
Logic low selects 256fS; logic high selects 512fS MCLK
CS1
7
I
I2C address bit A0; low = 68h, high = 6Ah
DVDD
17
I
Digital power supply (3.3 V)
DVSS
18
I
Digital ground
GPI0
GPI1
GPI2
GPI3
GPI4
GPI5
28
29
30
31
32
33
I
Switch input terminals
IFM/S
21
I
Digital audio I/O control (low = input; high = output)
INPA
5
O
Low when analog input A is selected (will sink 4 mA)
LINA
1
I
Left channel analog input 1
LINB
48
I
Left channel analog input 2
LRCLK/O
19
I/O
Left/right clock input/output (output when IFM/S is high)
MCLKO
12
O
MCLK output for slave devices
NC
34
No connection; Can be used as a printed circuit board routing channel
NC
36
No connection; Can be used as a printed circuit board routing channel
PWR_DN
8
I
Logic high places the TAS3002 device in power-down mode
RESET
6
I
Logic low resets the TAS3002 device to the initial state
RINA
40
I
Right channel analog input 1
RINB
41
I
Right channel analog input 2
SCL
15
I/O
I2C clock connection
SCLK/O
20
I/O
Shift (bit) clock input (output when IFM/S is high)
SDA
16
I/O
I2C data connection
SDIN1
22
I
Serial data input 1
SDIN2
23
I
Serial data input 2
SDOUT0
25
O
Serial data output from ADC
SDOUT1
26
O
Serial data output (from internal audio processing)
SDOUT2
24
O
Serial data output (a monaural mix of left and right, before processing)
TEST
9
I
Reserved manufacturing test terminal; connect to DVSS
VCOM
38
O
Digital-to-analog converter mid-rail supply (decouple with parallel combination of 10-
µF and 0.1-µF
capacitors)
VREFM
45
I
ADC minus voltage reference
VREFP
44
I
ADC plus voltage reference
VRFILT
2
O
Voltage reference low pass filter
XTALI/MCLK
13
I
Crystal or external MCLK input
XTALO
14
I
Crystal input (crystal is connected between terminals 13 and 14)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com